


Unit - 1

Introduction to Micro Controller

Introduction:-

* What is a Computer?

It is a programmable machine that reads binary instruction from memory, process the data given by input according to the instruction and provide ofp.



* What is Micro processor? [general purpose dig Comp Central Process unit [CPU]]

- Processing Unit [Computer on chip]
- In 1960, CPU was designed using digital gates. Using Semiconductor technology.
- which helped them to fabricate a thousands of gate on a single chip.
- ∴ the entire CPU along with its timing function was built on a single chip and it was name as micro processor.
- Intel - 4 bit microprocessor (4004) - 1971.
- 8 bit microprocessor (8080) - 1974.
- 16 bit microprocessor (8086) - 1978.

Some of the limitation in microprocessor let the Companies which designed the processor to move on to micro controller.


main limitations are .

1. It requires external memory to execute a program.
2. It cannot be directly interfaced with i/o devices
Peripheral chips are needed.

* What is a micro controller?

- A device which contains microprocessor, memory, i/o devices on a single chip.
- first 4 bit micro controller was developed by Hitachi, National, Toshiba.
- 8 bit micro controller were developed by Intel, Motorola, Philips, Microchip technology.
- 8051 was introduced by Intel - 1981
It is a 8 bit controller.

* Difference between Micro Controller and Microprocessor



Microprocessor

- * Contains ALU, general purpose register, stack pointer, Prog Counter, clock timing CRT, Interrupt CRT
- * Many instructions to move data b/w memory and CPU
- * It has 1/2 bit handling instruction
- * Less no of pins for multifunction
- * It has single memory map for data and code.
- * Access time for memory & i/o device are more.
- * It requires more hardware
- * More flexible in design point of view.
(designer can decide the amount of memory, i/o port)
- * Large no of instruction set

Micro Controller

(2)

- * Contains microprocessor, and built in ROM, RAM, i/o devices, timers and counter.
- * It has one/two instructions to move data b/w memory and CPU.
- * It has many bit handling instructions.
- * More no of pins for multifunction.
- * It has separate memory map for data and code.
- * Less access time as it has built in memory & i/o devices.
- * Less hardware hence PCB size is less and ↑ reliability.
- * Less flexible in design point of view.
(fixed amount of ROM, RAM, i/o port on chip)
- * Limited no of instruction set.

Difference b/w RISC and CISC CPU architectures


RISC	CISC
<ul style="list-style-type: none">* Reduced instruction Set ^{Computer} takes only 1 cycle for execution.* Very few instructions refer memory.* Multiple register set* few addressing mode & most instructions have register to register.* fixed format instruction* Instructions are executed by hardware.* Highly pipelined.* Complexity is in the compiler.* Code size is large hence low cycles/sec.* more transistors are used for memory register* instructions are of same length & only 8bit.	<ul style="list-style-type: none">* Complex instruction Set ^{computer} takes multiple cycles.* MOST of instructions refer memory.* Single register set.* Many addressing mode.* Variable format instruction* Instructions are executed by microprograms.* less pipelined or not pipelined.* Complexity is in the micro program.* Small code in size hence high cycles/sec.* transistors are used for storing complex instructions* instruction length varies & 8bit, 12bit, 32bit.

Von-Neumann Architecture

- Processor is having architecture with single bus & single memory to hold both instruction and data.
- this makes the program execution slow.

Harvard Architecture


- Program memory and data memory are connected using separate address and data bus.
- this makes the program execution fast.
- It uses separate memories for their instruction & data and has dedicated buses for each of them.
- Instruction and operation, operands are fetched simultaneously.



Von-Neuman Architecture

- * Block diagram.
- * It uses single memory space for both instructions and data. It is also called stored program computer.

* It is not possible to fetch inst code and data simultaneously.



Harvard Architecture

- * Block diagram.
- * It has separate program memory & data memory.

* Instruction code & data are fetched simultaneously.

Von-Neumann

4. Execution of Instruction takes more Instruction Cycle.
5. Uses CISC processor.
6. Main feature is pre-fetching.
7. Computers based on Princeton architecture also known as Control flow or Control driven Computer.

Harvard

4. Execution of instruction takes less instruction Cycle.
5. Uses RISC processor.
6. Main feature is instruction parallelism.
7. They are also called as data flow or data driven processors.

* Micro Controller Survey :-

1. 4 bit micro Controller :-

- CPU can handle only 4 bit of data at a time.
- 1st introduced micro controller and are still used in small applications.

Application: Toys.

Ex Hitachi - HMCS40 - 32 bytes (RAM) - 512 bytes (ROM)
Toshiba - TLCS47 - 128 bytes - 2K bytes.

2. 8 bit Micro Controller :-

- CPU can handle 8 bits at a time.
- Proven to be very useful data size.

[ASCII stored in 8 bit format hence a good choice for data communication].

- Interfaced easily to data buses of 8 bits.

Application: TV, VCR, Camcorder, Videogames.

Ex Intel - 8051 - 40 pins - 128 bytes of RAM.

Intel - 8052 - 40 pins - 256 bytes.

bit = 0 or 1 (5)

Nibble = 4 bits

1 Byte = 8 bits

1 Kilo Byte = 1024 bytes

* 16 bit Microcontroller :-

- CPU can handle only two bytes at a time.
- Designed for high speed / high performance application.
- they provide large program & data memory space.
- More flexible i/o capabilities.
- Less cost

Ex Intel - 80C196 - 64 pins - 1 Kbyte RAM.

Hitachi - H8/S32 - 84 pins - 232 Kbyte - RAM.

* 32 bit Microcontroller :-

- Can handle 32 bit data at a time.
- Application Robotic Control, image processing

Ex Intel 80960

Arm processor.

* Salient features of 8051 microcontroller :-

Jan-09 GM

1. 8 bit CPU.
2. Internal ROM of 4 Kbytes
3. Internal RAM of 128 bytes
4. 32 i/o pins
5. two 16 bit Timers / Counters (T₀ & T₁)
6. 8 bit stack pointer (SP)
7. 8 bit program status word (PSW)
8. 16 bit program Counter (PC) & Data pointer (DPTR)

9. 6 interrupt Sources with priority levels.

10. Full duplex Serial data Tx/Rx.

11. On chip Oscillator Circuits.


12. 4 ports P₀-P₃.

13. 4 Register Bank [R₀-R₇]

* Brief History of 8051:

- In 1981, Intel introduced an 8bit micro controller called 8051.
- It has 128 bytes of RAM, 4K bytes of onchip ROM, two timers, one serial port and 4 ports (each 8bit wide) all on single chip.
- It is also referred as a "System on a chip".
- the 8051 is an 8bit processor. Data larger than 8bit has to be broken into 8bit pie.
- Although the 8051 can have a maximum of 64K bytes of on chip ROM, many manufacturers have put only 4K bytes on the chip.
- Hardware Circuitry is implemented using a crystal & timing capacitors to generate high frequency signals. This circuitry is called the Oscillator circuit.

* PIN diagram of 8051 - has 32 i/o pins, 4 - 8 bit parallel port (P0 - P3). 4 ports are bidirectional (i.e. i/o ports) (6)



* Port 1 (Pins 1-8) - can be configured as i/o pins.

* PIN 9 (RST) - when active high is applied to the pin micro controller will terminate all its activities and.


Resets and load 0000 to Program Counter.

Pin 10-17 Port 3 - each of these pins can be configured as i/o pins.

Pin 10-11 (RXD & TXD) - 8051 has Serial data Communication
 TXD line used to transmit data out of 8051.
 RXD line used to receive data into 8051

Pin 12-13 (INT0 & INT1) - they are interrupt pins that are triggered by external circuit.

8051 Block Diagram




		Byte Address	
Bank 3		1F	R7
		1E	R6
		1D	R5
		1C	R4
		1B	R3
		1A	R2
		19	R1
		18	R0
Bank 2		17	R7
		16	R6
		15	R5
		14	R4
		13	R3
		12	R2
		11	R1
		10	R0
Bank 1		0F	R7
		0E	R6
		0D	R5
		0C	R4
		0B	R3
		0A	R2
		09	R1
		08	R0
Bank 0		07	R7
		06	R6
		05	R5
		04	R4
		03	R3
		02	R2
		01	R1
		00	R0

Working Registers

Byte Address	Bit Addresses	
2F	7F	78
2E	77	70
2D	6F	68
2C	67	60
2B	5F	58
2A	57	50
29	4F	48
28	47	40
27	3F	38
26	37	30
25	2F	28
24	27	20
23	1F	18
22	17	10
21	0F	08
20	07	00

7 ← 0

Bit Addressable



General Purpose

* Working registers :-

- 1st 32 bytes from address 00h to 1Fh of Internal RAM consist of 32 Working register.

Bank 0 → 8 registers (R0-R7) : 00h to 07h.

Bank 1 → 8 registers (R0-R7) : 08h to 0Fh.

Bank 2 → 8 registers (R0-R7) : 10h to 17h.

Bank 3 → 8 registers (R0-R7) : 18h to 1Fh.

- Bits RS0 & RS1 in PSW determines which Bank is used currently.

- when 8051 is RESET, Bank 0 is selected.

* Bit addressable register :-

- 8051 provides 16-byte of bit addressable area.

- It occupies RAM area from 20h to 2Fh

- forming a total of 128 bits i.e (16 bytes x 8 bits = 128 bits).

* General purpose register :-

- addressable area from 30h to FFh.

- addressed by bytes.

* Internal ROM :-

8051 has 4Kbyte of Internal ROM.

* A register (Accumulator)

- It's a 8bit register, widely used for many operation like addition, subtraction, multiplication, division.

- Also used for data transfer b/w 8051 and external memory.

* B registers :-

used with A-register for multiplication and division.

* Data pointer (DPTR) :-


- 16 bit register, holds 16-bit address.
- Can be split into two parts.
 - DPH - data pointer high byte.
 - DPL - data pointer low byte.

* PC program Counter

- 16 bit register which holds the address of the next instruction to be executed.
- Only register that does not have an "internal add".

* Program Status Word (PSW)

- Also called as flag register.



- Carry flag [CY]

After performing arithmetic and logic operation if there is a carry out from MSB then $CY=1$ else $CY=0$.

- Auxiliary Carry Flag (AC)

After performing arithmetic and logic operation if the carry is generated from D3 and D4 then $AC=1$, else $AC=0$.

- RS1 and RS0 - Register Bank Selector.

- | | |
|-------------|--------------|
| 00 - Bank 0 | 10 - Bank 2 |
| 01 - Bank 1 | 11 - Bank 3. |

Overflow Flag (OV): - (9)

- Set to 1 if either of the following Condition Occurs

1. Carry generated from D_6 to D_7 but no Carry out of D_7 ($OV=0$)
2. There is a Carry from D_7 bit ($OV=1$) but no Carry from D_6 to D_7 .

* Parity Flag (P): -

- Indicate the number of 1's present in accumulator

1. If no of 1's in accumulator is odd $P=1$.

2. If no of 1's in accumulator is even $P=0$.

* Special function register (SFR)

- they are just used to perform operations on micro controllers.

* Memory Organization: -

- 8051 devices have separate address space for program and data memory.

- this allows the 8-bit CPU to generate 8-bit address for accessing data.

- 8051 has a program memory which is 64 Kbyte long.

Basic version of 8051 has a program memory of 4 K bytes inside the chip.

- Internal memory of 8051 is implemented using ROM.


- Some version of 8051 does not have internal memory they are ROM less version.

In such case all the program memory is implemented outside the chip.


- the memory used to implement is EPROM (Electrically Programmable ROM).

Basic memory structure of 8051 is shown below.

Program memory (ROM)



Data memory (Read/Write)



* It can be implemented as combination of internal and External memory, or exclusively external memory.

$\overline{EA} = 0$, 8051 can access external memory i.e. from $0000h$ to $FFFFh$.

$\overline{EA} = 1$, 8051 can access internal memory i.e. from $0000h$ to $0FFFh$.

(Two control pins \overline{PSEN} and \overline{EA} these determine whether External memory / internal memory is accessed)

Data memory and signal \overline{RD} & \overline{WR} are used to write and read data to and from the memory.

* Architecture of 8086:-

(10)

In 1978, Intel came out with 8086 processor and called it as IAPX 86.

the main features are:-

* 8086 is the first 16-bit microprocessor.

16 bit means - its ALU, internal register and most of its instructions are designed to work with 16 bit binary word.

* 8086 has 16 bit data bus.

It can read data from or write data to memory and ports that are either 16 bit or 8 bit at a time.

* 8086 has a 20 bit address bus.

It can directly access 2^{20} bits of memory.
i.e. $2^{20} = 10,48,576$ (1 Mb) memory.

* 8086 can generate 16 bit i/o address.

hence it can access $2^{16} = 65,536$ i/o ports at a time.

* It is available as 40 pin Dual inline package.


* It provides 14, 16 bit register.

* It consists of 29,000 transistors.

It is available in three versions.

8086 (5 MHz), 8086-2 (8 MHz), 8086-1 (10 MHz)

* It can perform bit, byte, word, block operation.



- figure shows the Block diagram of 8086 internal Architecture.
- It is divided into two separate function unit
 - BIU (Bus interface unit)
 - EU (Execution Unit)
 } *work simultaneously to increase system speed.*

* Bus Interface Unit :-

- Used to interface to the Outside World.
- provides a full 16 bit bidirectional data bus and 20 bit address bus.
- Responsible for performing all external bus operation as listed below.
 1. Sends address of memory or I/O port.
 2. Fetches instruction from memory.
 3. Reads data from port / memory.
 4. Writes data from port / memory.
 5. Supports instruction queuing.
 6. provides address relocation facility.

* Execution Unit :-

- EU tell BIU from where the instruction has to be fetched. / data to be fetched.
- decode the instruction and execute the instruction.
- It consist of Control circuitry, Instruction decoder, ALU, flag register, General purpose register, Pointers

* Register Organization :-

It has 4 sets of register.

General Purpose

	15	8-7	0
AX	AH	AL	
BX	BH	BL	
CX	CH	CL	
DX	DH	DL	

Segment register

CS
DS
ES
SS

Flag Register

Flag

Pointer & Index register

SP
BP
SI
DI
IP

* Execution Unit

- gives instruction to BIU - starting from fetch the data and decode and execute those instruction.

functional parts of 8086 microprocessor.

1. ALU - handles all arithmetic and logical operation

2. Flag register - 16 bit register behaves as flip flop

* Changes its status according to result stored in accumulator.

* It has 9 flags and they are divided into 2 groups. - Conditional flags and Control flags.

→ Conditional flags:-

- these flags represent the results of last arithmetic & logical instruction executed.

- It has 6 flags that are listed under it.

1. Carry flag: indicates an overflow condition for arithmetic operation.

2. Auxiliary flag: When an operation is performed at ALU, it results in a carry / borrow from lower nibble to upper nibble then this flag is set.

- the processor uses this flag to perform binary to BCD Conversion.

3. Parity flag: flag is used to indicate parity of result when 8 bits of the result contain even no of 1's then Parity flag is set, for odd no of 1's then Parity flag is reset.

4. Zero Flag:-

- Flag set to 1 when the result of arithmetic or logical operation is zero. else flag is set to 0.

5. Sign Flag:-

- This flag holds the sign of result.
- When result of arithmetic or logical operation is negative, then the sign flag is set to 1 else set to 0.

6. Overflow Flag:-

Represents the result when the system capacity is exceeded.

→ Control Flag:-

- Controls the operation of execution unit
- 3 flags are listed under it.

1. Trap Flag:-

- Used for single step control and allows the user to execute one instruction at a time for debugging.

- If the flag is set, then the program can be run in a single step mode.

2. Interrupt Flag:-

- It is an interrupt enable/disable flag.
- Used to allow/prohibit the interruption of a program.

- It is set to 1 for interrupt enable condition.
- Set to 0 for interrupt disable condition.

3. Direction flag:

- It is used in string operation.
- It is set to 1 when string bytes are accessed from higher memory address to lower memory address and vice-versa.

* General Purpose register:-

there are 8 general purpose register

- AH, AL, BH, BL, CH, CL, DH, DL → these can be used individually to store 8 bit data or can be used in pairs to store 16 bit data.

- A valid register pairs are represented as AX, BX, CX, DX

1. AX register - Accumulator register

they are used to store operands for arithmetic operation.

2. BX register - Base register

Used to store starting base address of the memory area within the data segment.

3. CX register - Counter

Used to store / Used in loop instruction to store loop counter.

4. DX register - Used to hold i/o port address for i/o instruction.

* Stack pointer register :-

- Its a 16 bit register
- holds the address from the start of segment to the memory location, where a word was most recently stored on the stack.

* Bus interface Unit [BIU] :-

- It takes care of all data and addresses transfer on the Buses for the EU like sending address, fetching instruction from the memory, read data from the ports and the memory as well as writing data to the ports and memory.

→ Functional Parts

1. Instruction queue :-

- BIU gets upto 6 bytes of next instructions and stores them in instruction queue.
- EU executes instructions and is ready for its next instruction, then it simply reads the instruction for the queue and hence increase the speed of execution.

2. Segment register :-

- BIU has 4 segment buses CS, DS, SS & ES.
- It holds the address of instruction and data in memory, which are used by the processor to access memory location.
- It contains 1 pointer register i.e IP, which holds the address of next instruction to executed by EU.

1. CS - Code Segment :

used for addressing a memory location in the code segment of the memory, where executable program is stored.

2. DS - Data Segment :

It consists of data used by the program and is accessed in the data segment by an offset address or the content of other register that holds the offset address.

3. SS - Stack Segment :

It handles memory to store data and address during execution.

4. ES - Extra Segment :

It is an additional data segment, which is used by the string to hold the extra destination data.

5. Instruction Pointer :-

16 bit register used to hold the address of the next instruction to be executed.

* Addressing modes of 8086

- the way in which a source operand is denoted in an instruction is known as addressing mode.
- there are 8 different addressing modes in 8086 prog.

1. Immediate addressing mode :-

the addressing mode in which the data operand is a part of instruction itself.

Ex: MOV CX, 4929h. CX → dst, 4929h - Src.
ADD AX, 2387h. ; AX + 2387h ; dst + Src.
MOV AL, FFh. AL → dst, FFh - Src.

2. Register addressing mode :-

the addressing mode in which register is the source of an operand for an instruction.

Ex: MOV CX, AX ; Copy the content of AX to CX reg.
ADD BX, AX ; Add the content of AX to content of BX.

Register indirect

3. Direct addressing mode :-

It allows data to be addressed at any memory location through an offset address held in any of the following register, i.e. AX, BX, CX, DX.

Ex: MOV AX, [BX] ; Suppose BX contains 4895h.
then contents present in 4895h location will be moved to AX register.

ADD CX, {BX}

4. Based addressing mode :-

the offset address of the operand is given by the sum of contents of the BX / BP register and 8bit / 16bit displacement.

Ex: MOV DX, [BX+04] ; Suppose BX = 4895h + 04h.
= 4899h → offset address
the content of 4899h will be moved to DX register.

5. Indexed addressing mode:-

the operands offset address is found by adding the content of SI or DI register and 8bit/16bit displacement.

Ex $\text{MOV } \text{Bx}, [\text{SI}+16]$; $\text{SI} = 4989\text{h}$.

$$\begin{aligned} [\text{SI}+16] &= 4989+16 \\ &= 5005\text{h} \end{aligned}$$

SI = 5005h content of SI will be moved to Bx register.

6. Based-index addressing mode:-

the offset address of the operand is computed by summing the base register to the contents of an index register.

Ex $\text{Add } \text{Cx}, [\text{Ax}+\text{SI}]$; Ax \rightarrow Base register. SI - Index reg.

$$\text{Ax} = 1200\text{h} \quad \text{SI} = 1400\text{h}$$

$$[\text{Ax}+\text{SI}] = 1200\text{h} + 1400\text{h}$$

$$= 2600\text{h} \rightarrow \text{offset address}$$

Content of 2600h will be added.

to content of Cx

7. Based indexed with displacement mode:-

the operands offset is computed by adding the base register content, Index register content and 8bit/16bit displacement.

Ex $\text{MOV } \text{Ax}, [\text{Bx}+\text{DI}+08]$; Bx = 25h, DI = 25h, 08

$$[\text{Bx}+\text{DI}+08] = 25+25+08$$

$$= 58\text{h}$$

Content of 58h will be

copied to Ax Base register.

8. Register indirect addressing mode :-

the addressing mode in which the effective address of memory location is written directly in the "inst".

Ex MOV AX, [1592h]

MOV AL, [0300h]