

$AB + AC + BC = AB + AC$
 $(A+B) + (A+C) + (B+C)$

Addressing Modes.

- * CPU can access data in various ways.
- * the data could be in register or in memory or can be provided as a immediate value.
- * Various ways of accessing data are called as addressing mode.

there are 5 addressing modes in 8086.

1. Immediate addressing mode.
2. Register addressing mode.
3. Direct addressing mode.
4. Register indirect addressing mode.
5. Indexed addressing mode.

* Immediate addressing mode:-

- * the source operand is constant.
- the data is preceded by '#' symbol.

Mov des, Src \rightarrow Src.

Ex \uparrow Mov A, #FFh \rightarrow immediate data
 \uparrow \uparrow \rightarrow Symbol
 Instruction Dest

this instruction can be used to load information into any register, including DPTR register and 8086 ports.

Ex MOV R4, #0Ah

MOV B, #10h.

MOV DPTR, #1234h.

* Register addressing mode :-

- this involves the use of registers to hold the data to be manipulated.
- the registers A, DPTR, R₀ to R₇ may be used as both source and destination.

eg MOV A, R₀
↑ ↑ ↪ Source
Instruction Destination

MOV R₂, A

ADD, A, R₅

MOV DPTR, #1234h.

MOV R₇, DPH.

MOV R₆, DPL.

- * We can move data between accumulator and registers but movement of data b/w R₀ to R₇ is not allowed.

eg Mov R₀, R₁ → invalid.

* Direct addressing mode :-

- RAM locations 00-1Fh - assigned to register bank and stack.
- RAM location 20-2Fh are bit addressable space to save single bit data.
- RAM location 30-7Fh are available as a place to save byte size data.
- therefore entire 128 byte of RAM can be accessed using direct addressing mode. 30h-7Fh are most often used.

- Here data is in RAM memory location whose address is known, & this is given as a part of instruction. (2)

Ex MOV R0, 40h → address of RAM
↑ location where some
Register where data is present
data need to be sent.

MOV 56h, A ; Content of Accumulator will be moved to address 56h of RAM location.

* Register Indirect addressing mode:-

- Register is used to hold the address of data.
- this instruction uses opcode along with register R0/R1, which will hold the RAM address ranging from 00h to 7Fh.

- at @ symbol is used to indicate indirect addressing mode.

- MOV A, @R0 → Content present at the RAM address pointed by R0 will be moved to accumulator.
MOV @R1, B.

Limitation:-

* R0 and R1 are the only registers that can be used for pointers in register indirect

* Indexed addressing mode:-

Widely used in accessing data elements in lookup table located in program ROM space.

§ $\text{MOV} \text{C} \text{ A}, @ \text{A} + \text{DPTR}$.

Add the content of accumulator with the content of DPTR to form the prog code memory location and then moves the content of external memory address to accumulator.

* Only program memory can be accessed in this kind of addressing mode.

* Either DPTR or PC can be used.

* Instruction Sets :-

Based on the operation performed, the instruction set of 8051 are classified as.

1. Data transfer instruction.
2. Arithmetic instruction.
3. Logical instruction.
4. Boolean instruction.
5. program branching or machine control instruction.

Each instruction has two parts.
operation code & operands.

* Data transfer instruction :-

Instruction in this group are MOV, PUSH, POP, XCH.

MOV:- It Copies data from one location to another location. (3)

Syntax: Mov operand 1, operand 2.

Format: MOV, Destination, Source;

Copy the content from Source to Destination.

1. MOV A, Rn. -

Byte/Size - 1, Cycle - 1

Status flag affected: none.

operation: MOV

$(A) \leftarrow (Rn)$

- moves the content of Rn to accumulator. data in Rn is not affected.

- Rn may be R0 to R7 register.

2. MOV A, direct (direct address)

Byte: 2 Cycle: 1.

operation: $(A) \leftarrow (\text{direct address})$

moves the content of address to the accumulator.

Flags: none.

Ex: MOV A, 40h.

$A \leftarrow xx$

$A \leftarrow FF$

$40h \leftarrow FF$

$40h \leftarrow FF$

* Stack refers to an area of internal RAM used by the CPU to store & retrieve data quickly.

* PUSH direct address: -

function: push the data onto stack.

* register used to access is Stack pointer (CSP)

Description: the stack pointer is incremented by 1 the content of the indicated variable is the Copied

into internal RAM location addressed by the stack pointer.

flag: None, Byte: 2, cycle: 2.

operation: $(SP) \leftarrow (SP) + 1$

* Supports only direct addressing mode.

Ex Push 0F0h

$(SP) \leftarrow (SP) + 1$; increment the SP

$(SP) \leftarrow (0F0h \text{ Content})$; push the content present

at 0F0h which is the RAM address of Accumulator to stack pointer.

2. push 03h \rightarrow RAM address of R3 of Bank 0.

$(SP) \leftarrow (SP) + 1$

$(SP) \leftarrow (03h \text{ Content})$

8051 is RESET, SP is set to 07h.

Stack pointer is incremented before storing data so that the stack grows up as data is stored.

* POP direct address :-

function: Pop from stack.

Description: Copies the byte pointed to by stack pointer (SP) to the location where direct address is indicated and decrements SP by 1.

flag: None, Byte: 2, Cycle: 2



operation: $(SP) \leftarrow (SP) - 1$

- * Supports only direct addressing mode.
- * `pop A`, `pop Rn` — illegal instruction.
- * `pop 0E0h`, `pop 03h`.

Ex 7 `mov R2, #30h; mov R3, #40h, mov R4, #41h`
`push 2; push 3; push 4`
 initially Bank 0 is selected $SP = 07h$

B.E:-, $R_2 = 0$, $R_3 = 0$, $R_4 = 0$

A.E:- $R_2 = 30h$
 $R_3 = 40h$, $R_4 = 41h$.



Ex 7 `Pop 4; pop 3; pop 2; pop stack into R4, R3, R2 of Bank 0.`

* Arithmetic group of Instruction:-

1. `ADD A, Source`.

Syntax: `Add A, operand`.

function: Addition.

Adds the content of source with the content of accumulator and result is stored in accumulator.

Flags affected: C, AC & OV

OV is set if there is a overflow.

2. `ADDC A, Rn`.

Byte: 1 cycle: 1.

operation: $(A) \leftarrow (A) + (C) + Rn$.

Simultaneously adds the content of Rn register, Accumulator, carry flag and result is stored in accumulator.

Flag affected: OV, CV, AC.

ξ ADDC A, R7
 A = 01 A = 03
 C = 01 C = 01
 R7 = 01 R7 = 01

ADDC A, 80h ^{direct}
 A = 02 A = 05
 C = 01 C = 01
 80h = 02 80h = 02

ADDC A, @R0
 A = 01 A = 03
 C = 01 C = 01
 R0 = 70h R0 = 70h
 70h = 01 70h = 01

ADDC A, #data.

ADDC A, #01h.

A = 01h A = 03
 C = 01 C = 01

2. MUL AB: multiplies the unsigned 8bit integer. The content of accumulator is multiplied with the content of B register.

operation $A(\pm 0) \times B(15-8)$
 $A \times B$

Flag affected: C, OV

ξ MOV A, #5
 η MOV B, #7
 MUL AB

$7 \times 5 = 35 = 23h$
 A = 23h
 B = 00

$50h \times A0h = 3200h$

A = 50h A = 00h (0-7) lower byte
 B = A0h B = 32h (15-8) higher byte

$100 \times 200 = 20,000 = 4E20h$

A = 20h, B = 4E