



### **Dr. AMBEDKAR INSTITUTE OF TECHNOLOGY**

(An Autonomous Institute affiliated to VTU, Accredited by NAAC with 'A+' grade)

BDA Outer Ring Road, Mallathalli, Bengaluru-56

### **Board Of Studies 2023-24**



## Approved PG Scheme and Syllabus For

## Academic Year (AY): 2023-24

Submitted by

Department of Electronics and Communication Engineering

> To DEAN (Academic)



560056.

(An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

**Ref. No:** AIT /EC /BOS / /2023-24

**Date**: 12-08-2023

**To** Dean (Academic) Dr Ambedkar Institute of Technology Bengaluru-56

Sir,

**Sub:** Regarding the details of the BOS meeting held on 102-08-2023

The External BOS 2023-24 meeting was held in blended mode in the department of the Electronics and communication Engineering and through Google meet link: https://meet.google.com/iun-vhbc-tfs on Saturday, 12-08-2023 10:30 am.

The BOS committee has approved the following:

- 1. NEP based Scheme and I & II semester syllabus of UG Courses of the 2023 Batch Students.
- 2. NEP based Scheme and III & IV semester syllabus of UG Courses of the 2022 Batch Students.
- 3. NEP Based Scheme and V & VI semester Syllabus of UG Courses of the 2021 Batch Students.
- 4. VII & VIII semester Syllabus of UG Courses of the 2020 Batch Students.
- 5. Skill Lab for 2023 batch students.
- 6. Scheme and Syllabus of I and II-year PG course.
- 7. The List of BOE members.
- 8. The list of Valuers / Examiners.

Thanking you

#### CHAIRMAN BOS Dept. of ECE

#### Enclosures:

- 1. List of Members of BOS.
- 2. Curriculum Design UG
- 3. Minutes of the BOS Meeting.
- 4. Scheme & Syllabus of I/II Semester Basic Electronics and Communication Engineering for the academic year 2023-24.
- 5. Scheme & Syllabus of 3<sup>rd</sup> and 4<sup>th</sup> Semesters for the academic year 2023-24.
- 6. Scheme & Syllabus of 5<sup>th</sup> and 6<sup>th</sup> Semesters for the academic year 2023-24.
- 7. Scheme & Syllabus of 7<sup>th</sup> and 8<sup>th</sup> Semesters for the academic year 2023-24.
- 8. List of BOE Members.
- 9. List of valuers / Examiners.



560056. (An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

#### **Members of BOS**:

Sl No.	CATEGORY	Nomination of the Committee	Name of the Person with Designation
1	Head of the Department	Chairperson	Dr. Mahalinga V Mandi, Dean (P&D), Professor & Head, Department of ECE, Dr. AIT, Bengaluru-56
	Faculty Members at Different Levels Bearing Different Specializations	Member 1.	Dr. Umadevi H. Professor, Department of ECE, Dr. AIT, Bengaluru-56
		Member 2.	Dr. Ramesh S, Dean (Exam), Professor, Department of ECE, Dr. AIT, Bengaluru-56
		Member 3.	Smt. Sudha B S. Associate Professor, Department of ECE, Dr. AIT, Bengaluru-56
		Member 4.	Dr. Shivaputra Assistant Professor Department of ECE, Dr. AIT, Bengaluru-56
2		Member 5.	Dr. Meenakshi.L.R. Assistant Professor, Department of ECE, Dr. AIT, Bengaluru-56
		Member 6.	Mr. Mohan Kumar V Assistant Professor, Department of ECE, Dr. AIT, Bengaluru-56
		Member 7.	Dr. Jambunath S Baligar Associate Professor Department of ECE, Dr. AIT, Bengaluru-56
		Member 8.	Dr. Chetan. S Assistant Professor, Department of ECE, Dr. AIT, Bengaluru-56
3	Subject Experts from outside the College Nominated by Academic Council	Member 1.	Dr. Devendra Jalihal Professor, EEE department IIT Madras, Chennai-600 036



560056. (An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

		Member 2.	Prof. Santanu Mahapatra Professor, Department of Electronic Systems Engineering, Indian Institute of Science Bangalore, Bengaluru- 560012
		Member 3.	Dr. Mandeep Singh Professor, Department of ECE, NITK, Surathkal
		Member 4.	Prof. P.Nagaraju Associate Professor, Dept. of TCE, RVCE, Bengaluru-560 059
4	Expert from outside College, Nominated by Vice Chancellor (VTU)	VTU Nominee	Dr. Manajanaik N Professor, Department of ECE, UBDT, Davangere, Karnataka
	Representative from Industry /Corporate Sector/Allied area related to Placement	Member 1.	Mr. Kubendra.K Senior Design Engineer VLSI Group, Samsung India,Outer ring Road, Near Marathahalli, Bengaluru
	Nominated by Academic council	Member 2.	Mr. Somshekar H Mobileum India Pvt ltd., Director of Engineering.
5		Member 3.	Mr. Sampath Kumar Srinivas Mitel, Senior Staff Software Engineer Manyata Tech Park, Bangalore
6	Post Graduate Meritorious alumnus nominated by Principal	Member	Mr. Premkumar M N Senior Manager, Intel, India Bengaluru

**CHAIRMAN BOS Dept. of ECE** 



Dr. AMBEDKAR INSTITUTE OF TECHNOLOGY, BEGALURU – 560056. (An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

**Department of Electronics & Communication Engineering** 

# MINUTES OF THE MEETING OF THE BOARD OF STUDIES 2023-24

DATED: Saturday, 12<sup>th</sup> August 2023



560056.

(An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

#### **BOS Meeting Notice**

Sub: Board of Studies Meeting is convened on 12-08-2023

With reference to the above subject, External Board of Studies Meeting of the department is convened on Saturday, the 12<sup>th</sup> August 2023 at 10:30 a.m. in Department of ECE for finalizing the scheme and syllabus of UG in B.E. (E & C) and PG in M.Tech in VLSI Design and Embedded Systems for the academic year 2023-24 with the following agenda.

#### Agenda:

- Approval of the NEP Scheme and Syllabus of 1<sup>st</sup> to 8<sup>th</sup> Semesters B.E (E &C) for the Batch-2023
- Approval of the NEP Scheme and Syllabus of 3<sup>rd</sup> to 8<sup>th</sup> Semester B.E(E & C) for the Batch -2022
- Approval of the NEP Scheme and Syllabus of 5<sup>th</sup> to 8<sup>th</sup> Semester B.E(E & C) for the Batch-2021
- 4. Approval of the Scheme and Syllabus of 7<sup>th</sup> to 8<sup>th</sup> Semester B.E(E & C) for the Batch-2020
- 5. Approval of Basic IoT Skill Lab for the Batch-2023 students.
- 6. Approval of the Scheme and Syllabus for the 1<sup>st</sup> and 2<sup>nd</sup> Semester PG for the Batch-2023
- 7. Approval of the Scheme and Syllabus for the 3<sup>rd</sup> and 4<sup>th</sup> Semester PG for the Batch-2022.
- 8. Approval of the courses for the Major, Minor Degree
- 9. Approval of List of Examiners



#### **Department of Electronics & Communication Engineering**

#### Minutes of Board of Studies (BOS) Meeting:

The Meeting of Board of Studies (BOS) for Department of Electronics and Communication Engineering was held on 12-08-2023 at 10:30 a.m. under the Chairmanship of the Dr. Mahalinga V. Mandi, Dean (P&D), Professor and Head, Department of Electronics and Communication Engineering in the department of Electronics and Communication engineering and through Google meet link: https://meet.google.com/iun-vhbc-tfs.

At the very outset, the Chairman welcomed all the Internal and External members of BOS to the meeting and gave a preliminary presentation on the agenda items with reference to the scheme and syllabus of UG and PG for the academic year 2023-24

The chairman along with BOS coordinators gave a detailed presentation of the courses to be offered to the students in both Core and Elective subjects in semester wise at the Under Graduate level and Post Graduate level, also briefed the members about the Curriculum Design of the Department for the UG and PG Courses.

#### **PROCEEDINGS/RESOLUTIONS:**

## The following are the Suggestions of the members of BOS with reference to the presentations:

#### I and II semester for 2023 batch:

- Subject Expert Devendra Jalihal Suggested to reduce the syllabus for "Basic electronics" (Module 1) for ECE
   Sol. Internal BOS members clarified that most of the topics will be dealt up to Remembering & Understand level (L1, L2)
- Subject Expert Mandeep Singh suggested to include recent edition text books for the course Introduction to Electronics Engineering (22EST104C/204C).
   Sol. Recent edition text books prescribed for subject Introduction to Electronics Engineering (22EST104C/204C).

#### III and IV Semesters for 2022 batch:

• Subject Expert Devendra Jalihal suggested to rearrange the contents of the topic Fourier Transforms in the subject "Signals and Systems".

**Sol.** Topic Fourier Transforms in the subject "Signals and Systems" is rearranged as per the suggestions.



560056.

(An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

- Subject Expert Dr. Nagaraju P remarked regarding the IPCC subject Analog Electronic Circuits (21ECT303) that JFET experiment was added in practical component while only concepts of MOSFET were dealt in theory.
   Sel JEET experiments in practical component is replaced by MOSEET experiments.
  - Sol. JFET experiments in practical component is replaced by MOSFET experiments.
- Subject Expert Dr. Nagaraju P suggested to reduce the contents of 7<sup>th</sup> and 8<sup>th</sup> experiments in Analog and Digital Electronics Lab (22ECL305).
   Sol. Redundant experiments are removed as per suggestions.
- Subject Expert Dr. Nagaraju P suggested to include Proportional controller concept in module 3 in the IPCC subject Modern Control Systems as these concepts were included in practical component.

Sol. Proportional Controller Concepts included in module 3.

#### V and VI Semesters for 2021 batch:

- Industry Expert Sampath Kumar Srinivas seek clarification regarding the duration for mini project.
- Industry Expert Sampath Kumar Srinivas suggested to include IPV6 concept in Computer Communication Networks (21ECT503).
   Sol. IPV6 concept included as per suggestion.
- Subject Expert Dr. Nagaraju P suggested to include recent edition books for the subject Microwave and Antenna.
   Sol. Prescribed Textbooks updated to recent editions.
- Industry Expert Kubendra suggested to include RISC V concepts in Microprocessor and
- Microcontroller subject.
  Sol. RISCV concepts included as Module 4 and Module 5 in Microprocessor and Microcontroller subject.
- Subject Expert Dr. Nagaraju P suggested to include Embedded C experiments instead of Assembly Programs in the subject CO & ARM Processor.
   Sol. Assembly Programs replaced with embedded C programs.
- Subject Expert Dr. Nagaraju P suggested to update prescribed text books for the subject ANN Sol. Prescribed text books updated to recent editions.
- Discussed about the Scheme and syllabus of 7th and 8<sup>th</sup> semester for 2020 batch
- No comments on final year subjects, so retained same syllabus.
- Discussed about the Scheme and syllabus of 1<sup>st</sup> and 2<sup>nd</sup> year PG program.
- Subject Expert Devendra Jalihal remarked that the number of electives are more. Sol. PG coordinator clarified that scheme and syllabus is framed as per VTU guidelines.
- Subject Expert Dr. Nagaraju P suggested to include recent edition text books. Sol. Recent edition text books are prescribed.



(An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

• The meeting was ended with vote of thanks by Dr. Mahalinga V. Mandi, Dean (P&D), Professor and Head, Department of ECE.

Finally, the BOS members approved the following after incorporating the suggested modifications

- Approved the Curriculum Design for the semesters I to VIII of UG Course for the students of the Batch 2023
- Approved the NEP Based Syllabus of Basic Electronics and Communication Engineering for the semesters I/II of UG Course for the academic year 2023-24.
- Approved the NEP Based Scheme and syllabus for semesters III and IV of UG Course for the academic year 2023-24.
- Approved the NEP Based Scheme and syllabus for semesters V and VI of UG Course for the academic year 2023-24.
- Approved the Scheme and syllabus for semesters VII and VIII of UG Course for the academic year 2023-24.
- > Approved Basic IoT Skill Lab for 2023 batch students.
- Approved I and II-year scheme and syllabus of PG Course for academic year 2023-24.
- > Approved the courses for the Major, Minor Degree
- > Approved the List of BOE members.
- > Approved the list of Valuers / Examiners.

CHAIRMAN BOS Dept. of ECE

#### **BOS Coordinators**

<u>Signatures</u>

- 1. Dr. J S Baligar
- 2. Dr. Chetan S



560056.

(An Autonomous Institution Affiliated to Visvesvaraya Technological University, Belgaum)

#### **Department of Electronics & Communication Engineering**

### List of BOE Members:

SL. NO.	NAME AND ADDRESS					
1.	Dr. Mahalinga V. Mandi, Dean (P & D), Professor and Head, Department of ECE					
<u>Exter</u>	External BOE members:					
1.	Dr. Dinesh P., Professor and Dean, Department of ECE, DSCE, Bengaluru					
2.	Prof. Nagaraju P, Associate Professor, Department of TCE, RVCE, Bengaluru					
3.	Dr. Rajeshwari Hegade, Professor and Head, Department of TCE, BMSCE, Bengaluru-19					
4.	Dr. Revanna, Associate Professor, Department of ECE, Govt. Engineering College, Ramanagara					
5.	Dr. Rohith S, Associate Professor, Department of ECE, NCET, Bengaluru					
6.	Dr. Shanthi P, Associate Professor, Department of TCE, RVCE, Bengaluru					
Inter	nal BOE Members:					
1.	Dr. Umadevi H., Professor					
2.	Dr. J S Baligar, Associate Professor					
3.	Dr. Shivaputra, Assistant Professor					
4.	Dr. Shilpa K C, Assistant Professor					
5.	Dr. Chetan S, Assistant Professor					
6.	Mr. Siddesha K, Assistant Professor					

Scheme of Syllabus (2023 Batch)

			Dr. Ambedkar Institute of T Scheme of Teaching and Exam <b>M.Tech VLSI Design and Emb</b> Choice Based Credit System (CBCS) and Outco (Applicable for 2023 Bat	Fechno inations edded Sy ome Base ch)	logy – 2022 <b>/stems</b> ed Education	n(OBE)					
I SEN	/IESTER			•							-
				Teacl	hing Hours	per Week		Exan	nination		
No				Theory	Practical /Seminar	Tutorial/ Skill Development Activities	uration in hours	E Marks	E Marks	otal Marks	edits
SI.	Course	Course Code	Course Title	L	Р	T/SDA	D	CI	SE	To	ບັ
1	BSC	22LVS11	Mathematical foundation Course	03	00	00	03	50	50	100	3
2	IPCC	22LVS12	Digital System Design Using Verilog	03	02	00	03	50	50	100	4
3	РСС	22LVS13	Digital VLSI design	03	00	02	03	50	50	100	4
4	РСС	22LVS14	VLSI Design Verification and Testing	02	00	02	03	50	50	100	3
5	РСС	22LVS15	Advanced Embedded Systems	02	00	02	03	50	50	100	3
6	МСС	22RMI16	Research Methodology and IPR	03	00	00	03	50	50	100	3
7	PCCL	22LVSL17	VLSI Design and Embedded Systems Lab-I	01	02	00	03	50	50	100	2
8	AUD/AEC	22AUD18/22AEC18	BOS recommended ONLINE courses	Classes and evaluation procedures are as per the policy of the online course providers.					PP		
			TOTAL	17	04	06	21	350	350	700	22
Note: Cours anoth	BSC-Basic Scie e(A pass in AUI er area of stud	nce Courses, PCC: Professio D/AEC is mandatory for the y and also helps in project	onal core. IPCC-Integrated Professional Core Courses, N e award of the degree), PCCL-Professional Core Course work, L-Lecture, P-Practical, T/SDA-Tutorial / Skill Dev	MCC- Man lab, OEC- velopmen	ndatory Credi Open Electiv I <b>t Activities</b> (F	it Course, AUD e Course – Inte Hours are for I	/AEC – A erdiscipl nteractio	udit Cou inary co on betwo	urse / Abi urse whic een facult	lity Enhan h help to ty and stu	lcemei learn dents)

Integrated Professional Core Course (IPCC): Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with practical of the same course. The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper.

Audit Courses /Ability Enhancement Courses Suggested by BOS (ONLINE courses): Audit Courses: These are prerequisite courses suggested by the concerned Board of Studies. Ability Enhancement Courses will be suggested by the BoS if prerequisite courses are not required for the programs. Ability Enhancement Courses:

- These courses are prescribed to help students to enhance their skills in in fields connected to the field of specialisation as well allied fields that leads to employable skills. Involving in learning such courses are impetus to lifelong learning.
- The courses under this category are online courses published in advance and approved by the concerned Board of Studies.
- Registration to Audit /Ability Enhancement Course shall be done in consultation with the mentor and is compulsory during the concerned semester.
- In case a candidate fails to appear for the proctored examination or fails to pass the selected online course, he/she can register and appear for the same course if offered during the next session or register for a new course offered during that session, in consultation with the mentor.
- The Audit Ability Enhancement Course carries no credit and is not counted for vertical progression. However, a pass in such a course is mandatory for the award of the degree.

#### Skill development activities: Under Skill development activities in a concerning course, the students should

- 1. Interact with industry (small, medium, and large).
- 2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3. Involve in case studies and field visits/ fieldwork.
- 4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5. Handle advanced instruments to enhance technical talent.
- 6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

			Dr. Ambedkar Institut Scheme of Teaching and	e of Te d Examin	chnolog ations – 2	gy 022					
			M.Tech VLSI Design an	d Embed	ded Syste	ems					
			Choice Based Credit System (CBCS) and	d Outcom	e Based E	ducation(OBE)					
II SE	MESTER				.11)						
				Те	aching Ho	ours /Week		Exar	nination		Credit
Q	Irse	Irse Code		Theory	Practica <b>ğ</b> eminar	Tutorial/ Skill Development Activities	ation in hours	Marks	Marks	al Marks	
SI. I	Col	Col	Course Title	L	Р	T/SDA	Dui	CIE	SEE	Tot	
1	PCC	22LVS21	Analog IC Design	02	00	02	03	50	50	100	3
2	IPCC	22LVS22	Embedded OS	03	02	00	03	50	50	100	4
3	PEC	22LVS23X	Professional elective 1	02	00	02	03	50	50	100	3
4	PEC	22LVS24X	Professional elective 2	02	00	02	03	50	50	100	3
5	MPS	22LVS25	Mini Project with Seminar	00	04	02		100		100	3
6	PCCL	22LVSL26	VLSI Design and Embedded Systems Lab-II	01	02	00	03	50	50	100	02
7	AUD/ AEC	22AUD27	Suggested ONLINE courses	Classes course	and evalues and evalues and evalues and evalues and evalues and evaluation of the second evaluat	uation procedur	es are a	is per the	policy of	the online	
		-	TOTAL	. 10	08	08	15	350	250	600	18
<b>Note</b> : B Course( anothe	SC-Basic Sci A pass in Al r area of stu	ience Courses, PCC UD/AEC is mandate Idy and also helps	C: Professional core. IPCC-Integrated Professional Core Co pry for the award of the degree), PCCL-Professional Core in project work, <b>L-Lecture, P-Practical, T/SDA-Tutorial / S</b>	urses, MC Course lat <b>kill Devel</b>	C- Mandat o, OEC-Ope opment Ac	cory Credit Course en Elective Course c <b>tivities</b> (Hours are	AUD/A – Interd	EC –Audit lisciplinary eraction be	Course / A course wh tween facu	bility Enhan lich help to ulty and stu	icement learn idents),

	Professional Elective 1	Professional Elective 2				
Course Code under 22LVS23X	Course title	Course Code under 22LVS24X	Course title			
22LVS231	ASIC design	22LVS241	Algorithms for VLSI Physical Design			
22LVS232	Digital IC design	22LVS242	Synthesis and Optimization of Digital Circuits			
22LVS233	System Verilog Programming	22LVS243	ARM Programming and Optimization			
22LVS234	Multicore Architectures	22LVS244	High Speed VLSI Design			
22LVS235	Static Timing Analysis	22LVS245	Design of VLSI systems			

#### Note:

**1** Mini Project with Seminar: This may be hands-on practice, survey report, data collection and analysis, coding, mobile app development, field visit and report preparation, modelling of system, simulation, analysing and authenticating, case studies, etc.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide, if any, and a senior faculty of the department. Students can present the seminar based on the completed mini-project. Participation in the seminar by all postgraduate students of the program shall be mandatory.

The CIE marks awarded for Mini-Project work and Seminar, shall be based on the evaluation of Mini Project work and Report, Presentation skill and performance in Question and Answer session in the ratio 50:25:25. Mini-Project with Seminar shall be considered as a head of passing and shall be considered for vertical progression as well as for the award of degree. Those, who do not take-up/complete the Mini Project and Seminar shall be declared as fail in that course and have to complete the same during the subsequent semester. There is no SEE for this course.

2. Internship: All the students shall have to undergo a mandatory internship of 06 weeks during the vacation of II and III semesters. A University examination shall be conducted during III semester and the prescribed internship credit shall be counted in the same semester. The internship shall be considered as a head of passing and shall be considered for vertical progression as well as for the award of degree. Those, who do not take-up/complete the internship shall be declared as fail in the internship course and have to complete the same during the subsequent University examination after satisfying the internship requirements.

## Scheme of Syllabus 2022 Batch

			Dr. Ambedkar Insti Scheme of Teaching <b>M.Tech VLSI Design</b> Choice Based Credit System (CBCS) (Applicable for	tute of ' and Exan <b>and Emb</b> and Outco 2022 Ba	Technolog ninations – 20 pedded Syste ome Based Ed tch)	y )22 m <b>s</b> ducation(OBE)					
III SE	MESTER			T							
		Teaching Hours / Week Examination									
No	urse	Course Code	Course Title	Theory	Practical/ Min <del>iP</del> roject/ Internship	Tutorial/ Skill Development Activities	ration in hours	Marks	: Marks	tal Marks	dits
sı.	Col			L	Р	SDA	nq	CIE	SEE	Tot	Cre
1	PCC	22LVS31	Low Power VLSI design	03	00	02	03	50	50	100	4
2	PEC	22LVS32X	Professional elective 3	03	00	00	03	50	50	100	3
3	OEC	22LVS33X	Open elective Courses-1	03	00	00	03	50	50	100	3
4	PROJ	22LVS34	Project Work phase -1	00	06	00		100		100	3
5	SP	22LVS35	Societal Project	00	06	00		100		100	3
6	INT	22LVSI36	Internship	Comple vacati	(06 weeks Int eted during t on of II and I	ernship ne intervening I semesters.)	03	50	50	100	6
	TOTAL 09 12 03 12 400 200 600 22										
<b>Note</b> Ability	<b>OTAL</b> 09 12 03 12 400 200 600 22 <b>Ote</b> : BSC-Basic Science Courses, PCC: Professional core. IPCC-Integrated Professional Core Courses, MCC- Mandatory Credit Course, AUD/AEC –Audit Course / bility Enhancement Course(A pass in AUD/AEC is mandatory for the award of the degree), PCCL-Professional Core Course lab, OEC-Open Elective Course –										

Interdisciplinary course which help to learn another area of study and also helps in project work, L-Lecture, P-Practical, T/SDA-Tutorial / Skill Development Activities (Hours are for Interaction between faculty and students),

	Professional elective 3	Open elective -1				
Course Code under 22LVS32X	Course title	Course Code under 22LVS33X	Course title			
22LVS321	Advanced Computer Architecture	22LVS331	Hardware modelling using VHDL			
22LVS322	CMOS RF Circuit Design	22LVS332	Pattern Recognition & Machine Learning			
22LVS323	Embedded Linux System Design and Development	22LVS333	Internet of Things			
22LVS324	SOC Design	22LVS334	High Frequency GaN Electronic Devices			
22LVS325	Fin-FETs and Other Multi-Gate Transistors	22LVS335	Advances in Image Processing			

#### Note:

1. **Project Work Phase-1:** The project work shall be carried out individually. However, in case a disciplinary or interdisciplinary project requires more participants, then a group consisting of not more than three shall be permitted.

Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/co-guides (if any) of all departments in case of multidisciplinary projects, shall pursue a literature survey and complete the preliminary requirements of the selected Project work. Each student shall prepare a relevant introductory project document, and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -1, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

**2.** Societal Project: Students in consultation with the internal guide as well as with external guide (much preferable) shall involve in applying technology to workout/proposing viable solutions for societal problems.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

Those, who have not pursued /completed the Societal Project, shall be declared as fail in the course and have to complete the same during subsequent semester/s after satisfying the Societal Project requirements. There is no SEE (University examination) for this course.

**3.** Internship: Those, who have not pursued /completed the internship, shall be declared as fail in the internship course and have to complete the same during subsequent University examinations after satisfying the internship requirements. Internship SEE (University examination) shall be as per the University norms. CIE marks shall be awarded by a committee comprising of HoD as Chairman, Guide/co-guide if any, and a senior faculty of the department. The CIE marks awarded for project work phase -1, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in

the ratio of 50:25:25.

			Dr. Ambedkar Institute of Teo Scheme of Teaching and Examina <b>M.Tech VLSI Design and Embedo</b> Choice Based Credit System (CBCS) and Outcom (Applicable to 2022 Batch)	chnology tions – 202 <b>led System</b> e Based Edu	2 s ication(OBE	E)				
		1		1						
SI. N	Course	Course Code	urse Code Course Title Teaching Hours /Week		g Hours eek		Examinati	on	Credit	
				Theory	Practical/ Field work	ation in ours	Marks	Marks voce	al Marks	
				L	Р	h Dur	CIE	SEE Viva	Tot	
1	Project	22LVS41	Project work phase -2		08	03	100	100	200	18
			TOTAL		08	03	100	100	200	18

Note:

#### 1. Project Work Phase-2:

Students in consultation with the guide/co-guide (if any) in disciplinary project or guides/co-guides (if any) of all departments in case of multidisciplinary projects, shall continue to work of Project Work phase -1to complete the Project work. Each student / batch of students shall prepare project document, and present a seminar.

CIE marks shall be awarded by a committee comprising of HoD as Chairman, all Guide/s and co-guide/s (if any) and a senior faculty of the concerned departments. The CIE marks awarded for project work phase -2, shall be based on the evaluation of Project Report, Project Presentation skill, and performance in the Question and Answer session in the ratio of 50:25:25.

SEE shall be at the end of IV semester. Project work evaluation and Viva-Voce examination (SEE), after satisfying the plagiarism check, shall be as per the University norms.

Total Credits 22+18+22+18 = 80

## I Semester Syllabus (2023 BATCH)

Subject Title: Mathematical foundation Course							
Subject	Code: 22LVS11	No. of Credits: 03 = 3:0:0 (L:T:P)	No. of lecture hours per	week: 04			
Exam D	Exam Duration: <b>3 Hours</b> SEE = <b>40</b> +10+50 =100 CIE + (Assignment + Seminar) + Total No. of lecture hours: <b>40</b>						
Course	<b>Objective:</b> This course To provide to the studer	will enable the students: nts a good understanding of the concer	ots and methods in linear a	algebra li	ke vector		
	spaces, orthogonalizatio	n and QR decompositions					
2.	To provide a deep insigl	nt into the concepts of probability					
3.	To study random variab	les, probability distributions and densit	ty functions				
4.	To study the engineering	g applications of random variables					
UNIT		Svllabus Content		No of	*BTL		
No.		Synabas Contene		hours	DIL		
1	Lincon Algohno L				1112		
1	Introduction to vecto	r spaces and sub-spaces, definition	s, illustrative examples	08	L1,L2, L3		
	and simple problems	s. Linearly independent and dependent	dent vectors-definition	00			
-	and problems. Basis	vectors, dimension of a vector space	е.		1110		
2	<b>Linear Algebra II:</b>	en values and Figen vectors of rea	l symmetric matrices-	00	L1,L2, L3		
	Given's method. Or	thogonal vectors and orthogonal	bases. Gram-Schmidt	08	20		
	orthogonalization pro	ocess. QR decomposition, singular v	value decomposition.				
3	Probability Theory:				L1,L2,		
	Review of basic prob	bability theory. Definitions of rando	m variables and unctions expectation	00	L3		
	moments, central mo	ments, Characteristic functions, pro	bability generating	08			
	and moment generati	ng functions illustrations.					
	Poisson, Gaussian and	Erlangdistributionsexamples.			1112		
4	<b>Joint probability di</b>	stributions: rties of Joint CDF PDF PMF cond	litional distributions	00	L1,L2,		
	Expectation, covarian	nce and correlation. Independent rai	ndom variables.	08	L3		
	Central limit theorem	-Illustrative examples					
5	Random processes:		** 7* 1		L1,L2,		
	Random processes. C	Classification of random processes.	Wide sense chains Ergodic	00	L3		
	random process. Aut	o correlation function-properties, G	aussian random	08			
	process. (Blended Le	arning)					
		The transfer to the second sec	Duration				
Note	* <b>BIL</b> : Blooms Taxonol	my Level, $L:I:P = Lecture: Tutorial :$	Practical				
•	Each Unit will have inte	rnal choice for SEE.					
•	The internal assessment	will be based on CIE marks, Assignme	ents, Seminar and Group A	Activities			
COUR	SE OUTCOMES:		Å				
After su	accessful completion of t	he course, the students will be able to:					
CO1: 5	Solve a variety of probler	ns including engineering application pr	roblems using linear algeb	ra.			
CO2: C	connect linear algebra to connect linear a	other fields both within and without ma	atnematics.	nalucina	the		
probabi	lity models arising in co	atrol systems and system communication	Ons.	ularysnig			
probabl	probability models arising in control systems and system communications.						

CO4: Analyzer and processes through parameter-dependent variables in various random processes Follow complex logical arguments and develop modest logical arguments.

CO5: Demonstrate skills in understanding the mathematical knowledge.

Course outcome and program outcome mapping

CO1: PO1, PO2

CO2: PO1, PO2

CO3: PO1, PO3

CO4: PO1, PO4

CO5: PO1, PO3

#### **TEXT BOOKS:**

- 1. David C. Lay, Linear Algebra and its Applications, Pearson Education (Asia) Pvt. Ltd.
- 2. Scott L. Miller and Donald Childers, Probability and Random Processes, Academic Press

#### **REFERENCE BOOKS/WEBLINKS:**

- 1. Gilbert Strang, "Linear Algebra and its Applications", 3<sup>rd</sup> Edition, Thomson Learning Asia, 2003.
- 2. Kenneth Hoffman and Ray Kunze, "Linear Algebra," 2<sup>nd</sup> edition, Pearson Education (Asia) Pte. Ltd/ Prentice Hall of India, 2004.
- 3. A Papoullis and S U Pillai, "Probability, Random Variables and Stochastic Processes", McGraw Hill, 2002
- 4. Peyton Z Peebles, "Probability, Random Variables and Random Signal Principles", TMH, 4th Edition, 2007.

Subject Title: DIGITAL SYSTEM DESIGN USING VERILOG						
Subjec	t Code: 22LVS12	No. of Credits: 04 = 3:2:0 (L:T:P)	No. of lecture hours per	week: 0	4	
Exam l	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = $40+10+50=100$ Total No. of lecture hours: 50					
Course	e Learning Objectives					
1	Understand digital sys	stem design methodologies.				
2	Understand usage of V	Verilog in digital system design.				
3	Understand various digi	tal circuits, memory circuits and state	logic for control circuits.			
5	Understand FPGA des	sign and floating point arithmetic.				
UNIT		Syllabus Content		No.	*BTL	
No.		·		of hours		
1	Introduction to V Languages, Verilog Verilog Assignments, Block, Always Bloc Compilation, Simulati [TEXT 1]	8	L1,L2,L3			
2	<ul> <li>Verilog Data Types and Operators, Simple Synthesis Examples, Verilog Models for Multiplexers, Modeling Registers and Counters Using Verilog Always Statements, Behavioral and Structural Verilog, Constants, Arrays, Loops in Verilog, Testing a Verilog Model.</li> <li>Floating-Point Arithmetic: Representation of Floating-Point Numbers, Floating-Point Multiplication, Floating-Point Addition, Other Floating-Point Operations.</li> </ul>				L1,L2 ,L3	
3	Additional Verilog tand Signal ResolutionRise and Fall DelaysFunctions, Compiler I	opics: Verilog Functions, Verilog Ta , Built-in Primitives, User-Defined Pri of Gates, Named Association, Gener Directives, File I/O Functions, Timing	sks, Multivalued Logic imitives, SRAM Model, ate Statements, System Checks. [TEXT 1]	8	L1,L2, L3,L4	
4	<b>Design Examples:</b> BCD to 7-Segment Display Decoder, A BCD Adder, 32-Bit Adders, Traffic Light Controller, State Graphs for Control Circuits, Scoreboard and Controller, Synchronization and Debouncing, A Shift-and-Add Multiplier, Array Multiplier, A Signed Integer/Fraction Multiplier, Binary Dividers. <b>[TEXT 1]</b>				L1,L2, L3,L4	
5	Designing with Field Programmable Gate Arrays: Implementing Functions in FPGAs, Implementing Functions Using Shannon's Decomposition, Carry Chains in FPGAs, Cascade Chains in FPGAs. [TEXT 1]8L2,L3, L4.					
<ul> <li>*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical</li> <li>Note: <ul> <li>Each Unit will have internal choice for SEE.</li> <li>The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.</li> </ul> </li> <li>COURSE OUTCOMES: </li> </ul>						

CO1	Develop a Verilog code for digital circuits/systems
CO2	Develop floating point based arithmetic building blocks for ALU sub-systems.
CO3	Apply advanced Verilog features to develop digital systems.
CO4	Realize the various ALU sub-system blocks using behavioural methodology.
CO5	Implement digital circuits using Field Programmable Gate Arrays.
Course	outcome and program outcome mapping
CO1	PO1, PO2
CO2	PO2, PO3, PO4
CO3	PO3, PO4, PO5, PO6
CO4	PO4, PO5, PO6, PO7
CO5	PO5, PO6

#### **TEXT BOOKS:**

1. Byeong Kil Lee, Charles H Roth, and Lizy Kurian John, "Digital Systems Design Using Verilog", First Edition, Boston, MA : Cengage Learning, 2016.

#### **REFERENCE BOOKS/WEBLINKS:**

- 1. J. Bhaskar, "A Verilog HDL Primer", Third Edition, BS publications, Reprint 2023.
- 2. Samir Palnitkar, "A Guide to Digital Design and Synthesis", Sun Soft press, Reprint 2003.
- 3. Peter Ashenden ,"Digital Design: An Embedded Systems Approach Using Verilog", Morgan Kaufmann publishers, Elsvier, Reprint 2010.
- 4. <u>www.ntpel.com</u>

Session No	Practical Session No of Hours		Blooms Taxonomy Level
1	Develop Verilog code for the multiplication of two unsigned binary numbers and signed binary numbers using the state machine. Verify the program with the help of a test bench.	2	L3, L4.
2	Develop Verilog code for the given sequence generation using the Mealy and More state machine. Verify the program with the help of a test bench.	2	L3, L4.
3	Develop a Verilog code for the division of two binary numbers. Verify the program with the help of a test bench.	2	L3,L4
4	Develop Verilog code for the multiplication of two floating point numbers. Verify the program with the help of a test bench.	2	L3,L4
5	Develop Verilog code for the SRAM model. Verify the program with the help of a test bench.	2	L3, L4.

Subject Title: Digital VLSI design						
Subject	bject Code: 22LVS13 No. of Credits: 04 = 3:2:0 (L:T:P) No. of lecture hours per week: 04					
Exam D	re hours:	50				
Course 1. Unc 2. Abi 3. Lea 4. Cor 5. Out Dis 6. Ana	<ul> <li>Course Learning Objectives: This course will enable the students to:</li> <li>1. Understand the MOSFET structures (fabrication processes) and operations.</li> <li>2. Ability to explain VLSI Design Methodologies.</li> <li>3. Learn Static and Dynamic operation principles, analysis and design of inverter circuit.</li> <li>4. Concepts and techniques involved in the digital circuits design.</li> <li>5. Outline the comprehensive coverage of Methodologies and Design practice that are used to reduce the Power Dissipation of large scale digital circuits.</li> <li>6. Analyze the IC design process.</li> </ul>					
UNIT No.		Syllabus Content		No. of hours	*BTL	
1	MOS Transistor: '	The Metal Oxide Semiconductor (MOS) Structure	The MOS System		L1.L2.	
-	under External Bia	as, Structure and Operation of MOS Transistor, I	MOSFET Current-		L3	
	Voltage Characteri	stics, MOSFET Scaling and Small-Geometry Effe	ects.			
	Modelling of MOS	S Transistor using SPICE:		10		
	Basic Concepts, Th	ne LEVEL 1 Model Equations, The LEVEL 2 Mo	del Equations, The			
	LEVEL 3 Model E	Equations, Capacitance Models, Comparison of the	e SPICE MOSFET			
	Models, Typical SI	PICE Model Parameters (from appendix) [TEXT	1]			
2	MOS Inverters-Static Characteristics: Introduction, Resistive-Load Inverter,					
	Inverters with n Type MOSFET Load. <b>MOS Inverters-Static Characteristics</b> : CMOS					
	Inverter. <b>MOS Inverters</b> : Switching Characteristics and Interconnect Effects:					
	Delay Constraints	on of Interconnect				
	Delay Switching F	Power Dissipation of CMOS Inverters [TEXT 1]	on or interconnect			
	COMBINATION	AL MOS LOGIC CIRCUITS : Introduction M	IOS Logic Circuits	10	L1.L2.	
3	with Depletion nM	OS Loads, CMOS Logic Circuits, Complex Log	ic Circuits ,CMOS		13	
	Transmission Gate	s (Pass Gates). [TEXT 1]			LJ	
4	SEQUENTIAL N	<b>IOS LOGIC CIRCUITS</b> : Introduction, Conte	ents Behavior of	10	L1,L2,	
-	Bistable Elements,	The SR Latch Circuit, Clocked Latch and Flip-Flo	op Circuits, CMOS		L3	
	D-Latch and Edge	-Triggered Flip-Flop Schmitt Trigger Circuit(Re	of Appendix of the			
	chapter). <b>[TEXT 1</b>					
	BI-CMOS Logic (	<b>Circuits:</b> Introduction, Bipolar Junction Transister	or (BJT): Structure			
	and Operation, Dy	namic Benavior of BJ1s. Basic BICMOS Circuit	ITEXT 1			
	DVNAMIC LOG	IC CIRCUITS: Introduction Basic Principles	of Pass Transistor	10	L1L2	
5	Circuits. Voltage H	Bootstrapping, Synchronous Dynamic Circuit Tec	chniques. Dynamic	10		
	CMOS Circuit Tec	hniques, High Performance Dynamic CMOS Circ	cuits. [TEXT 1]		L3, L4	
	*BTL: Blooms Tax	onomy Level, <b>L:T:P</b> = Lecture: Tutorial : Practic	cal	I		
Note:						
•	Each Unit will have	internal choice for SEE.				
•	The internal assessn	nent will be based on CIE marks, Assignments, Se	eminar and Group A	ctivities.		
COUR	SE OUTCOMES:					
~	After studying this c	course, students will be able to:				
CO1	Model the MOS tra	ansistor (PSPICE model) using the theoretical equ	ations			

CO2	Design the CMOS inverter using the specifications
CO3	Design and simulate the combinational logic circuits using the different techniques
CO4	Construct and analyse the transistor level flip flops and latches using the CMOS and BICMOS technology.
CO5	Analyse and model the high performance dynamic CMOS circuits
Course	outcome and program outcome mapping
CO1	PO1,PO2,PO8,PO9,PO10
CO2	PO1, PO2, PO3, PO8, PO9, PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	Sung Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", McGraw-Hill
	(Third Edition), 2005.
REFE	RENCE BOOKS/WEBLINKS:
1.	Sung Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", McGraw-Hill
	(Fourth Edition), 2014.
2.	Neil Weste and K. Eshragian, "Principles of CMOS VLSI Design: A System Perspective", 2nd edition,

- Pearson Education (Asia) Pte. Ltd., 2000.
- 3. Wayne, Wolf, "Modern VLSI design: System on Silicon" Pearson Education", Second Edition, 2008.
- 4. Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design" PHI 3rd Edition (original Edition 1994).
- 5. <u>www.ntpel.com</u>

Subject	Title: VLSI Design V	Verification and Testing			
Subject Code: 22LVS14No. of Credits: 03 = 2:2:0 (L:T:P)No. of lecture hours per week: 03					
Exam D	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture hours:			: 40	
Course	Learning Objectives: 7	This course will enable the students to:			
1.	Learn the basics of testin	ng and verification and the role of testi	ng and verification in VLSI	design.	
2.	Able to identify the type	s of faults and apply the appropriate fa	ault model to detect them.		
3.	Study of various fault di	agnosing techniques and test generation	on methods.		
4.	Study of verification too	ls and simulators.			
5.	Able to understand the l	evels of verification and applying the v	verifying strategies at variou	s levels	of VLSI
	design.				
UNIT		Syllabus Content		No.	*BTL
No.				of	
110.				hours	
1	Introduction to Testin	g: Introduction, Testing Philosophy, R	Role of Testing, Digital and		L1,L2,
	Analog VLSI Testing,	VLSI Technology Trends affecting Te	sting.		L3
	Fault Modelling: Defe	ects errors and faults, Functional versu	s Structural testing, Levels		
	of fault models, Single	stuck-at fault-Fault equivalence, Equi	valence of Single Stuck-at		
	Faults, Fault collapsing	, Fault dominance and Check point the	eorem.	8	
	Logic and Fault sime	ulation: Simulation for design verific	cation, simulation for test		
	evaluation, Modelling	Circuits for simulation, Algorithms	for true value simulation:		
	compiled code simulat	ion, Event driven Simulation, Algorit	thms for Fault simulation:		
	Serial, Parallel, Deductive, Concurrent fault simulation, Roth's TEST-DETECT				
	algorithm, Differential	fault simulation. <b>[TEXT 2]</b>			
2	Test Generation for C	Combinational logic circuits: Fault Dia	agnosis of Digital Systems,		L1,L2,
	Test Generation Techniques for Combinational Logic Circuits, Detection of Multiple				L3,L4
	Faults in Combinational Logic Circuits.			8	
	combinational circuits	state table verification random testing	a transition count testing		
	signature analysis <b>[TEXT 1]</b>				
	Design of Testable S	Sequential Circuits: What is testal	pility Controllability and		L1 L2
3	Observability. Design	of testable combinational logic Ci	rcuits, testable design of		L3,L4
	sequential circuits, The	e Scan-Path Technique for Testable S	Sequential Circuits, Level-	8	,
	Sensitive Scan Design	, Random Access Scan Technique,	Built-in Test, Design for	Ŭ	
	autonomous self-test, d	esigning testability into logic boards.	-		
	[TEXT 1]				
4	What is verification	: What is a test bench, The im	portance of verification,		L1,L2,
-	Reconvergence model	, what is being verified: Formal	verification, Equivalence		L3
	checking, Model check	king, Functional verification, test ber	ch generation, Functional		
	verification approache	s: Black-Box verification, White-bo	ox verification, Grey-box	8	
	verification, Testing ve	rsus verification: Scan-based testing, c	lesign for verification.		
	verification Tools: L	inting tools: Limitations of linting to	ois, linting verilog source		
	Event based simulation	ouce code, Code reviews, Simulator	s. Sumulus and response,		
	The Verification Plan	. The role of verification plant aposit	is, [IEAIS]		1112
5	defining the first suc	ess Levels of verification: unit la	ying the verification reusable		$L^{1}, L^{2}, L^{3}$
	components verification	n ASIC and $FPGA$ verification system	m level verification board	8	
	level verification Veri	fication strategies: verifying strategie	es. verifying the response		
	Random verification F	rom specifications to features: Compor	nent-level features. system-		
	Trancioni vermeation, P	ioni specifications to reatures. Compor	ient iever reatures, system-		

	level features, error types to look for, From features to testcases: prioritize, group into						
	testcases, design for verification, from testcases to testbenches: verifying testbenches.						
	<b>*BTL</b> : Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical						
Note:							
•	Each Unit will have internal choice for SEE.						
•	The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.						
COUR	SE OUTCOMES:						
	After studying this course, students will be able to:						
CO1	Understand the need for testing, testing philosophy; Remember, Apply and Analyse various fault models						
	and different types of simulation techniques.						
CO2	Contemplate on various test generation methods applicable to both combinational and sequential logic						
	circuits.						
CO3	Understand and Exploit the features of testable design, Scan based techniques, Built-in Test and						
	Autonomous Self-test strategies for today's VLSI design testing.						
CO4	Remember and Understand the need for verification, compare it with testing and explain model check,						
	verification approaches and verification tools and simulators.						
CO5	Understand and Perform extensive study on verification plan from specification to first time success,						
	random verification and explain about levels of verification and verification strategies.						
Course	e outcome and program outcome mapping						
CO1	PO1,PO2						
CO2	PO2,PO3,PO4						
CO3	PO2,PO3,PO4,PO5						
CO4	PO7,PO8						
CO5	PO3,PO4						
TEXT	BOOKS:						
1.	P K Lala," Fault Tolerant & Fault Testable Hardware Design", B S publications, 2014.						
2.	M L Bushnell and V D Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed						
	Signal VLSI Circuits", First Edition, Kluwar Academic Publishers, New York, 2002.						
3.	Janick Bergeron, "Writing Test Benches: Functional Verification of HDL Models", Second Edition,						
	Kluwar Academic Publishers, 2003.						
REFE	RENCE BOOKS/WEBLINKS:						
1.	Abramovici M, Breuer M A and Friedman A D, "Digital Systems Testing and Testable Design", Wiley,						
	1994.						
2.	P K Lala, "Digital Circuit Testing and Testability", First Edition, Academic Press, 1997.						
3.	Bhasker J, Chadha and Rakesh, "Static Timing Analysis for Nanometer Designs-A Practical Approach",						
	First Edition, Springer Publications, 2009.						
4.	Wang, Wu and Wen, "VLSI Test Principles and Architectures", Morgan Kaufmann publishers, 2006.						
5.	Neil Weste and K. Eshrangian, "Principles of CMOS VLSI Design: A System Perspective," 2nd edition,						
	Pearson Education (Asia) Pte. Ltd., 2000.						

6. https://nptel.ac.in/courses/106103116

Subject Title: Advanced Embedded Systems						
Subject	Subject Code: 22LVS15No. of Credits: 03 = 2:2:0 (L:T:P)No. of lecture hours per week: 04					
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = $40+10+50=100$ Total No. of lecture hours						
Course	Course Learning Objectives: This course will enable the students to:					
1.	Understand the need of o	embedded systems.				
2.	Get exposure to the bas	ic hardware components and their sele	ection methods based on	the char	acteristics	
	and quality attributes of	an embedded system.				
3.	Acquire the knowledge	of the ARM based embedded system	s, architectural features	of ARM	Cortex-M	
	processors.					
4.	Describe the fundamenta	al issues of embedded system design a	nd development.			
5.	Get exposure to Multi-co	ore architectures of embedded systems	5.	[	1	
UNIT		Syllabus Content		No. of	*BTL	
No.				hours		
1	Embedded System:	Embedded vs General computing sy	stem application and		1112	
1	purpose of Embedded	System, Core of an Embedded Syst	em. Memory. Sensors.		L1,L2, L3,L4	
	Actuators, LED, Opto	ocoupler, keyboard, Communication	Interface, Embedded	8	,	
	firmware, Other system	n components, PCB and Passive comp	onents, Characteristics			
	and Quality Attributes	of Embedded Systems.(TEXT 1)				
2	ARM Embedded Sv	stems. The RISC Design Philosoph	w The ARM Design		1112	
2	Philosophy, Embedded	System Hardware, Embedded System	Software.		L1,L2, L3,L4	
	ARM Processor Fur	<b>damentals</b> : Registers, Current Pro	gram Status Register,	0	,	
	Pipeline, Exceptions, Interrupts, and the Vector Table, Core Extensions, Architecture					
	Revisions, ARM Processor Families.					
	(TEXT2)					
	ARM Cortex-M3/M4	4 Processors: ARM Cortex-M pro	cessors. Architecture.		L1.L2.	
3	Instruction Set, AR	M Cortex-M3/M4 Processors bas	ed MCU (LPC1768	8	L3,L4	
	microcontroller). (TEX	Т 3)	× ×			
	Emboddod System D	asign and Dovelonment: Herdward	Softwara Co Design		1112	
4	embedded firmware de	sign approaches embedded firmware	levelopment languages		L1,L2, L3,L4	
	Integration and testin	g of Embedded Hardware and firm	nware. Challenges in	8	,	
	embedded computing	system design, The embedded sy	stem design process-	0		
	Requirements, Specific	ation, Architecture design, Designing	hardware and software			
	components, System in	tegration, Design flows. (TEXT 1 & 4	)			
5	Multi-Core Architect	ures for Embedded Systems: Intro	oduction, Architectural		L1,L2,	
-	Considerations, Interco	onnection Networks, Software Optim	izations, Case Studies:		L3,L4	
	HiBRID-SoC for Mu	Itimedia Signal Processing, VIPER	Multiprocessor SoC,	8		
	Defect-I olerant and I	Application Consul Dymass	us Multiprocessor for			
	Multiprocessor DSP fo	r Mohile Applications Multi-Core DS	P Platforms (TFYT 5)			
		i moone applications, multi-Cole DS	(12A1 J)			
	*BTL: Blooms Taxonor	ny Level, <b>L:T:P</b> = Lecture: Tutorial :	Practical			
Note:	••••••••••••••••••••••••••••••••••••••					
•	Each Unit will have inte	rnal choice for SEE.	a			
•	The internal assessment	will be based on CIE marks, Assignm	ents, Seminar and Group	o Activiti	es.	
COURSE OUTCOMES:						

	After studying this course, students will be able to:
CO1	Identify the basic building blocks, characteristics and quality attributes of embedded systems.
CO2	Understand the fundamental issues of ARM processor and ARM based embedded systems.
CO3	Compare and select ARM processor core based SoC with several features/peripherals based on
	requirements of embedded applications.
CO4	Design simple Embedded systems
CO5	Use Multi-core architectures in embedded system design and debugging.
Course	e outcome and program outcome mapping
CO1	PO2, PO3, PO4, PO5, PO12
CO2	PO2, PO3, PO4, PO5, PO6, PO12
CO3	PO1, PO2, PO3, PO4, PO5, PO6, PO12
CO4	PO1, PO2, PO3, PO4, PO5, PO6, PO12
CO5	PO1, PO2, PO3, PO4, PO5, PO6, PO8, PO12
TEXT	BOOKS:
1.	Introduction to Embedded Systems, Shibu K V, Tata McGraw Hill Education, 2009.
2.	Sloss Andrew N, Symes Dominic, Wright Chris, "ARM System Developer's Guide: Designing and
	<b>Optimizing</b> ", Morgan Kaufman Publication, 2004.
3.	Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3 and Cotrx-M4 Processors", Newnes,
	(Elsevier), 2014.
4.	Marilyn Wolf, "Computers as Components- Principles of Embedded Computing System Design",
	Morgan Kaufman Publications, 2017.
5.	Georgios Kornaros, "Multi-Core Embedded Systems", CRC Press, 2010.
REFE	RENCE BOOKS/WEBLINKS:
1.	"Multicore Programming", Increased Performance through Software Multi-threading by Shameem
	Akhter and Jason Roberts, Intel Press, 2006.
2.	James K Peckol, "Embedded Systems – A Contemporary Design Tool", John Wiley, 2008.
3.	Embedded Systems- Architecture, Programming and Design, Raj Kamal, Tata McGraw-Hill, 2008.
4.	www.ntpel.com

	Course Title: RESEARCH METHODOLOGY AND IPR				
Со	urse Code: 22RM16	CIE + Assignment + Group Activity + Semi	nar + SEE		
Cre	edits: 03	Marks			
		= 30 + 10 + 5 + 5 + 50 = 100			
Но	urs: 50 Hrs. (L:T:P:S:3:0:0:0)	SEE Duration: 3 Hrs.			
Со	urse Learning Objectives:				
1	To make students learn the research methodology and	the technique of defining a research proble	em		
2	To understand the functions of the literature review in	research, carrying out a literature search, c	developing		
	theoretical and conceptual frameworks and writing a re	eview.			
3	To discuss the research designs, sampling designs, mea	surement and scaling techniques and also c	lifferent		
	methods of data collections.				
4	To parametric tests of hypotheses and various forms of	the intellectual property			
	UNIT	·-I			
Res	search Methodology: Introduction, Meaning of Researc	h, Objectives of Research, Motivation in	10 Hrs		
Res	search, Types of Research, Research Approaches, Sign	ificance of Research, Research Methods			
ver	sus Methodology. Research and Scientific Method. Impo	rtance of Knowing How Research is Done.			
Re	search Process. Criteria of Good Research, and Probler	ns Encountered by Researchers in India.			
De	fining the Research Problem: Research Problem. Selectir	ng the Problem. Necessity of Defining the			
Pro	bblem. Technique Involved in Defining a Problem. An Illus	tration.			
	UNIT	-11			
Rev	viewing the literature: Place of the literature review in re	search, bringing clarity and focus to your	10 Hrs		
res	earch problem. Improving research methodology. Broad	lening knowledge base in research area	201110		
Fna	abling contextual findings. How to review the literature se	earching the existing literature reviewing			
the	selected literature. Developing a theoretical framework	rk Developing a concentual framework			
Wr	iting about the literature reviewed Research Design:	Meaning of Research Design Need for			
Reg	Pacearch Design, features of a Good Design, Important Concents Polating to Pacearch Design, Need To				
Dif	Different Research Designs Basic Principles of Experimental Designs Important Experimental				
	Designs.				
UNIT – III					
De	sign of Sampling: Introduction, Sample Design, Sampling	and Non-sampling Errors Sample Survey	10 Hrs		
Ver	sus Census Survey Types of Sampling Designs Mea	asurement and Scaling: Qualitative and	101115		
	antitative Data Classifications of Measurement Scales G	and scaling. Qualitative and			
of	Error in Measurement Tools Scaling Scale Classification	Bases Scaling Technics Multidimensional			
Sca	ling Deciding the Scale Data Collection: Experimental	and Surveys Collection of Primary Data			
	lection of Secondary Data Selection of Appropriate I	Method for Data Collection Case Study			
Ma	athod	viethou for Data Conection, case Study			
IVIC		– IV			
То	ting of Hypotheses: Hypothesis Basic Concents Conce	rning Testing of Hypotheses, Testing of	10 Hrs		
	acting of Typotheses. Typothesis, basic concepts conce	alue and Decision Pule Procedure for	10 113		
	pothesis, Test Statistics and Childa Region, Childa V	alue and Decision Rule, Procedure for			
пy	Difference of Two Propertiens, for Difference of Two Ver	rianase, D. Value appressed, Dewar of Test			
	For Difference of Two Proportions, for Difference of Two Variances, P-Value approach, Power of Test,				
	Connections of the rests of mypothesis. Chi-square rest, rest of Difference of More than Two				
	Toportions, rest of independence of Attributes, rest of Goodness of Fit, Cautions III Osling Cill Square				
Int	UNII	-v	10 Цгс		
	erpretation and report writing. Wedning of Interp	Different Stops in Writing Penert Loueut	TO ULS		
- FIE	Tecaution in interpretation, Significance of Report Writing, Different Steps in Writing Report, Layout				
	the Research Report, Types of Reports, Oral Presentation,	we change of writing a Research Report,			
PI6	cautions for writing Research Reports. Intellectual Prop	berry. The concept, intellectual Property			

System in India, Development of TRIPS Complied Regime in India, Patents Act, 1970, Trade Mark Act, 1999. The Designs Act, 2000. The Geographical Indications of Goods (Registration and Protection)								
Act1999. Copyright Act.1957. Conditions on Patent Applicants. Process Patents. Other Use without								
Au	Authorization of the Right Holder							
Со	urse Outcom	es: The students	will be able to					
1	Discuss rese	earch methodolog	gy and the techni	que of defining a	research problem	1		
2	Explain the	functions of the I	iterature review i	in research, carry	ing out a literatur	e search, develo	oing	
	theoretical	and conceptual fr	ameworks and w	riting a review.				
3	Explain vari	ous research desi	gns, sampling de	signs, measureme	ent and scaling te	chniques and als	o different	
	methods of	data collections.	impact in the cha	anging global busi	ness environmen	t and leading Int	ernational	
	Instruments	s concerning IPR.						
4	Explain seve	eral parametric te	ests of hypothese	s, Chi-square test	, art of interpreta	tion and writing	research	
	reports							
5	Discuss vari	ous forms of the	intellectual prope	erty, its relevance	and business imp	pact in the chang	ing global	
	business en	vironment and le	ading Internatior	nal Instruments co	oncerning IPR.			
Re	ference Book	(S:						
1	Research N	lethodology: Met	hods and Technic	ques, C.R. Kothari	, Gaurav Garg, Ne	ew Age Internation	onal, 4 <sup>th</sup> Edition,	
	2018.							
2	Research N	lethodology a ste	p-bSy-step guide	for beginners. Ra	anjit Kumar, SAGI	E Publications, 3	rd Edition, 2011.	
	(For the top	bic Reviewing the	literature under	module 2),				
3	Study Mate	rial, (For the topi	c Intellectual Pro	perty under modu	ule 5), Professiona	al Programme Int	ellectual	
4	Property Ri	ghts, Law and Pra	actice, The Institu	ite of Company Se	ecretaries of India	a, Statutory Body	Under an Act of	
	Parliament,	September 2013						
				CO-PO Mapping				
	CO/PO	PO1	PO2	PO3	PO4	PO5	PO6	
	CO1	✓ ✓	,	~			~	
	CO2	<b>√</b>	~			1		
	CO3	<b>√</b>		<b>√</b>	✓	✓		
	CO4	<b>√</b>		~				
	CO5	✓			$\checkmark$	$\checkmark$		

Subject	Title: VLSI Design a	and Embedded Systems Lab-I			
Subject	Code: 22LVSL17	No. of Credits: 02 = 0:0:2 (L:T:P)	No. of lecture hours per v	veek: 03	
Exam I	Exam Duration: 3 HoursCIE + SEE = $50+50=100$ Total No. of lecture hour				
Course	Learning Objectives: 7	This course will enable the students to:	I		
1.	Design and implementat	ion of basic digital blocks using VER	LOG and FPGA Kits.		
2.	To learn the programmin	ng skills in data flow, structural, and b	ehavioural		
3.	Design of states machine	es			
4.	Analyze LPC 1768 MC	U			
5.	Develop assembly and E	Embedded C programming of ARM Co	ortex-M3 Processor and De	velop 32	-bit
	microcontroller based E	mbedded system applications			
UNIT		Syllabus Content		No.	*BTL
				of	
No.				hours	
-					
VICID		PAKI A			
	Write a Varilag and a f	r the following 8 hit adden singuite a	nd implement using ship		1214
1	scope techniques	or the following 8 bit adder circuits a	nd implement using cmp-		L3,L4
	1. Carry Ripple A	dder		•	
	2. Carry Look Ah	lead adder		3	
	3. Carry Skip Ade	der			
	4. BCD Adder & Subtractor				
2	Write a Verilog code for the following 8 bit multiplier circuits and implement using			3	L3,L4
	cnip-scope techniques.				
	<ol> <li>Array Multiplication (Signed and Onsigned)</li> <li>Booth Multiplication (Radix-4)</li> </ol>				
2	Write a Verilog code for the following 8/4 circuits and implement using chip-scope			3	L3,L4
3	techniques.	-			
	1. Magnitude Con	nparator			
	2. LFSR 2. Derity Concret	~ <b>*</b>			
	4. Universal Shift	Register			
4	Write Verilog Code for	3-bit Arbitary Counter to generate 0,1	1,2,3,6,5,7 and repeats.	3	L3, L4
5	Design a Mealy and M	oore Sequence Detector using Verilog	to detect Sequence.	3	L3, L4
6	Design a FIFO and LIF	O buffers in Verilog and Verify its Or	peration.	3	L3,L4
7	Design a coin operated operations.	public Telephone unit using Mealy F	SM model with specified	3	L3,L4
	PART-B				
	ARM Cortex M3 Prog	grams:			
1	Write an Assembly la together.	nguage program to link multiple ob	ject files and link them	3	L3,L4
2	Write Embedded C pro	ogram to read on-chip ADC value and	l display it on terminal of	3	L3,L4
3	Write Embedded C pro	gram to interface LED and Relay to L	PC 1768 MCU.	3	L1,L2, L3,L4

4	Write Embedded C Program to interface RTC to LPC1768.	3	L1,L2,			
-			L3,L4			
5	Write Embedded C program to design a Stopwatch using interrupts.	3 L1				
-		5	L3,L4			
	<b>*BTL</b> : Blooms Taxonomy Level, <b>L:T:P</b> = Lecture: Tutorial : Practical					
Note:						
•	The internal assessment will be based on Record, Conduction, Question and Answer sess	ion.				
COUR	SE OUTCOMES:					
	After studying this course, students will be able to:					
CO1	Design digital circuits for specific applications.					
CO2	Verify the digital circuits using chip scope techniques.					
CO3	Develop a Verilog code based on states machines.					
CO4	Analyze the architecture of ARM Cortex-M3.					
CO5	Create different assembly and Embedded C programs.					
CO6	Design and testing programs for different embedded applications using LPC1768.					
Course	outcome and program outcome mapping					
CO1	PO1,PO2					
CO2	PO2,PO3,PO4					
CO3	PO2,PO3,PO4					
CO4	PO2,PO6					
CO5	PO2, PO3, PO4, PO5, PO12					
CO6	PO2, PO3, PO4, PO5,PO12					
TEXT	BOOKS:					
1.	J. Bhaskar, "A Verilog HDL Primer", Third Edition, BS publications, Reprint 2023.					
2.	Samir Palanithkar, "Verilog HDL", Second Edition, 2012.					
3.	3. Joseph Yiu, "The Definitive Guide to the ARM CORTEX-M3", Second Edition, Newnes, 2008.					
REFE	RENCE BOOKS/WEBLINKS:					
1.	Byeong Kil Lee, Charles H Roth, and Lizy Kurian John, " <i>Digital Systems Design Using</i> " Edition, Boston, MA: Cengage Learning, 2016.	Verilog"	, First			
Subject Title:       Audit Course / Ability Enhancement Course						
--	--	--------------------------------	--	--	--	--
Subject Code:	No. of Credits: <b>PP</b>	No. of lecture hours per week:				
22AUD18/22AEC18						
Exam Duration: 3 Hours	CIE + SEE =	Total No. of lecture hours:				
List of ONLINE Audit Co	urse / Ability Enhancement Courses					
Course Type	Course Title	Duration				
MOOC - Swayam NPTEL	VLSI Interconnects	8 weeks				
MOOC - Swayam NPTEL	System Design through Verilog	8 weeks				
MOOC - Swayam NPTEL	Hardware modelling using Verilog	8 weeks				
MOOC - Swayam NPTEL	Understanding Incubation And Entrepreneurship	12 weeks				
MOOC - Swayam NPTEL	C based VLSI design	12 weeks				
MOOC - Swayam NPTEL	The Joy of Computing using Python	12 weeks				
MOOC - Swayam NPTEL	Semiconductor Devices and Circuits	12 weeks				

## II Semester Syllabus (2023 BATCH)

Subject Title: Analog IC Design							
Subject	ect Code: 22LVS21 No. of Credits: 03 = 3:2:0 (L:T:P) No. of lecture hours per week: 04			ek: 04			
Exam D	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture hours: 40			40			
Course	Learning Objectives:	This course will enable the students to:					
1.	Understand the MOSFE	T operations in detail.					
2.	Understand the small sig	nal circuit concepts of MOSFET.	1				
3. 1	Analysis of analog circu Applications OP-Amp in	its parameters based on the small signation and analog building blocks	al circuits.				
4. 5.	Design and develop AD	C and DAC using different architectury	es.				
				<b>N</b> 0	4.75.777		
UNIT		Syllabus Content		No. of	*BTL		
No.				nours			
1	Basic MOS Device Ph	ysics: General considerations, MOS I	/V Characteristics,		L1,L2,		
	second order effects, M	OS device models.			L3		
	Single stage Amplifier	r: CS stage with resistance load, divid	de connected load,	8			
	current source load, tr	iode load, CS stage with source de	generation, source				
	follower, common-gate	stage, cascade stage, choice of device	models. [Text 1]				
2	Differential Amplifie	rs: Basic difference pair, common	mode response,		L1,L2,		
	Differential pair with M	IOS loads, Gilbert cell.		8	L3, L4		
	Passive and active Cu	rrent mirrors: Basic current mirrors	, Cascade mirrors,	0			
	active current mirrors.	[Text 1]					
3	Frequency response of	<b>CS stage:</b> source follower, Common g	gate stage, Cascade	_	L1,L2,		
	stage and Difference pair. Noise in CS stage, C- G stage, source follower, cascade			8	L3, L4		
	stage, differential pair. [Text 2]				1112		
4	boosting Common Mo	de Feedback Slew rate PSRR Comr	e of Anip, Gan		L1,L2,		
	OP-Amp Other compe	nsation techniques [Text 2]	clisation of 2stage		L3, L4		
	Oscillators: Ring Osc	illators. LC Oscillators. VCO. Mathe	ematical Model of	8			
	VCO. <b>PLL:</b> Simple Pl	LL, Charge pump PLL, Non-ideal effe	ects in PLL, Delay				
	locked loops and applic	cations.	•				
5	Band gap References	and Switched capacitor filters. [Text1]			L1,L2,		
5	Chip Input and Outp	out (I/O) Circuits: Introduction, ESD	Protection, Input	Q	L3, L4		
	Circuits, Output Circuit	its and L(di/dt) Noise, On-Chip Cloo	ck Generation and	0	-		
	Distribution, Latch-Up	and its Prevention. [TEXT 1]					
	<b>*BTL</b> : Blooms Taxonon	ny Level, <b>L:T:P</b> = Lecture: Tutorial :	Practical				
Note:							
•	• Each Unit will have internal choice for SEE.						
	The internal assessment	will be based on CIE marks, Assignme	ents, Seminar and G	roup Act	ivities.		
COUR	COURSE OUTCOMES:						
CO1	Model the MOSEET 110	ing small signal and large signal analy	cic				
C02	Design and analyze the	CMOS analog circuits	515				
CO3	Calculate the frequency	response of the analog circuits					
CO4	Model/synthesis/analyz	e the OPAMP, OSCILLATORS and I	LL circuits				
CO5	Understand and design	the bandgap reference circuits, switch	ed capacitor filters a	and chip	I/O pad		
Course	circuits	outcome manning					
Course outcome and program outcome mapping							

CO1	PO1,PO2
CO2	PO2,PO3
CO3	PO4,PO5
CO4	PO5,PO6
CO5	PO6,PO7
TEXT	BOOKS:
1.	Behzad Razavi, Design of Analog CMOS Integrated Circuits", TMH, 2007.
2.	R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", Second Edition,
	Publisher: Wiley-IEEE Press, 1997.
3.	Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design, Second Edition, Oxford
	University Press, 2002.
REFEI	RENCE BOOKS/WEBLINKS:
1.	R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", Third Edition, Publisher: Wiley-
	IEEE Press, 2010.
2.	Philip E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press,
	Third Edition, 2013.
3.	nptel.ac.in/courses/117106093/.

Subject	Title: EMBEDDED O	5			
Subject	oject Code: 22LVS22 No. of Credits: 04 = 3:2:0 (L:T:P) No. of lecture hours per week: 04				
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture hours: 50					50
Course	e Learning Objectives				
1	Introduce the fundamen	tal concepts of the OS and real time er	mbedded systems.		
2	Apply concepts relating policies.	to embedded operating systems such	h as scheduling tecl	hniques, l	Dynamic priority
3	Describe concepts relat services.	ed to multi resource services like bl	ocking, Deadlock,	live lock	& soft real-time
4	Understand the embedd	ed OS related concepts.			
5	Expose to different avai	lable RTOS through their case studies	•		
UNIT		Syllabus Content		No. of	*BTL
No.		-		hours	
1	<b>Real-Time Systems a</b> brief history of Embe Utility, scheduling clas an embedded device, S	<b>nd Resources:</b> Brief history of Real dded Systems. Resource Analysis, I sses, Scheduler concepts, OS basics, T tate transition diagram. (Text 1)	Time Systems, A Real-Time Service Types of OS, OS in	8	L1,L2,L3
2	Processing with Real Time Scheduling: Introduction, Pre-emptive Fixed8Priority Scheduling Policies with timing diagrams, Problems and issues, Feasibility, Rate Monotonic least upper bound (No derivation), Necessary and Sufficient feasibility, Deadline –Monotonic Policy, Dynamic priority policies.8L1,L2 ,L3				
3	I/O Resources: Worst case execution time, Execution efficiency, I/O8Architecture.Memory: Physical hierarchy, Shared Memory, ECC Memory.L1,L2,Multi-resource Services: Blocking, Deadlock and livelock, Priority inversion.L3Soft real-time services: Missed deadline, QoS.L3				
4	<b>Embedded OS Conc</b> creations, Simple Prog Pipes, Multithreading Examples of Embedde	epts: Tasks, Process and Threads, F rams, Semaphores, Mutex, Mailboxes, Programs related to semaphores, d OS. (Text 2)	Process and thread s, Message queues, message queue,	8	L1,L2, L3
5	Case Studies: FreeR Linux, Comparison o application. (Text 1)	TOS, RTLinux, VxWorks, MicroC/ f available RTOS, Selection criteria	OS-II, Embedded of RTOS for an	8	L2,L3, L4.
	* <b>BTL:</b> Blooms Taxonor	my Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical		
note:	Fach Unit will have inte	rnal choice for SEE			
	The internal assessment	will be based on CIE marks, Assignm	nents, Seminar and C	Group Ac	tivities.
COUR	SE OUTCOMES:			1	
	After studying this cour	se, students will be able to:			
CO1	Discuss the fundament	als of various real time services, real	time service utilitie	s, and rea	l time embedded
CO2	<ul> <li>Apply priority based static and dynamic real time scheduling techniques for the given real time embedded system specifications.</li> </ul>				
CO3	Analyze deadlock cond time embedded system Develop the programs	litions, shared memory problem, priori s. for multithreaded applications using d	ity inversion, missed	l deadline OS concej	s and QoS of real

	Choose the appropriate available OS to improve the real time embedded system performance.					
CO4	Realize the various ALU sub-system blocks using behavioural methodology.					
CO5	Implement digital circuits using Field Programmable Gate Arrays.					
Course	outcome and program outcome mapping					
CO1	PO1, PO2, PO6, PO12					
CO2	PO1, PO2, PO4, PO5, PO12					
CO3	PO1, PO2, PO6, PO12					
CO4	PO1, PO2, PO5, PO6, PO12					
	PO1, PO2, PO4, PO5, PO6, PO12					
CO5	PO5, PO6					
TEXT	BOOKS:					
1.	"Real-Time Embedded Components and Systems", Sam Siewert, Cengage Learning	India Ec	lition, 2007.			
2.	"Embedded/Real-time Systems", Dr K.V.K.K. Prasad, Dreamtech press, 2017.					
REFE	RENCE BOOKS/WEBLINKS:					
1	James W S Liu, " <b>Real Time System</b> ", Pearson education, 2008.					
2.	Oing Li, " <b>Real Time Concepts for Embedded Systems</b> ", Elsevier, 2011.					
3.	Rajkamal, "Embedded Systems- Architecture, Programming, and Design", TMH, 2007					
4.	W. Richard Stevens, Stephan A. Rago, "Advanced UNIX Programming", 2nd Edition,	Pearson,	2006.			
5.	Dr. Craig Hollabaugh, "Embedded Linux: Hardware, Software and Interfacing", 1st Ed	ition, Pe	arson, 2008.			
6.	nptel.ac.in/courses	,	,			
7. <u>http</u>	://www.FreeRTOS.org					
Sassio	Session					
No	Practical Session		Taxonomy			
NO		nours	Level			
1	Create periodic, aperiodic and sporadic tasks for different attributes, assign					
	priorities, modify priorities, schedule using RM/EDF/LLF/other algorithm in any	2	1314			
	online scheduler and analyze the results with respect to CPU utilization and	2	L3, L4.			
	turnaround time.					
	Develop and execute a program using any thread library to create the number of					
2	thread specified by the user, each thread independently generates a random integer	2	1314			
	as an upper limit and then computes and prints the number of primes less than or <sup>2</sup>					
	equal to that upper limit, along with that upper limit.					
3	Create multitasking program to demonstrate task synchronization.	2	L3,L4			
4	Create multitasking program to demonstrate IPC using mailbox.	2	L3,L4			
	Implement the usage of anonymous pipe with 512 bytes for data sharing between	n	1314			
5	parent and child processes using handle inheritance mechanism.	Δ	LJ, L4.			

### <u>ΙΙ</u>

## <u>Semester</u> <u>Professional Elective-1</u> <u>22LVS23X</u>

Subject	Subject Title: ASIC DESIGN					
Subject	bject Code: 22LVS231 No. of Credits: 03 = 3:2:0 (L:T:P) No. of lecture hours per week: 03					
Exam D	Exam Duration: <b>3 Hours</b> CIE + (Assignment + Seminar) + Total No. of lecture hours: <b>40</b> SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b>					
Course	Learning Objectives:	This course will enable the students to	:			
1.	Explain ASIC methodol	ogies and programmable logic cells to	implement a functi	on on IC.		
2.	Analyse back-end physic	cal design flow, including partitioning,	floor-planning, plac	cement, a	nd routing.	
3.	Gain sufficient theoretic	al knowledge for carrying out FPGA a	and ASIC designs.			
4.	Design CAD algorithm	s and explain how these concepts	interact in ASIC d	esign		
UNIT		Syllabus Content		No. of hours	*BTL	
NO.						
1	Introduction To AS	ICs, Full Custom, Semi-Custom a	nd Programmable	8	L1,L2,	
	ASICS, ASIC Design F	Flow, ASIC Cell Libraries.			L3	
	CMOS Logic: Datapat	h Logic Cells: Datapath Elements, A	dders: Carry Skip,			
	Carry Bypass, Carry S	ave, Carry Select, Conditional Sum,	Multiplier (Booth			
	Encoding), Data Path C	Deperators, I/O Cells.[TEXT1]				
2	ASIC Library Design	: Logical Effort: Predicting Delay,	Logical Area and	8	L1,L2,	
	Logical Efficiency, Lo	ogical Paths, Multi Stage Cells, Op	timum Delay and		L3	
	Number Of Stages.					
	Programmable ASIC	Logic Cells: MUX as Boolean Fu	nction Generators,			
	Actel ACI: ACI I, AC	A AND ACT 3 Logic Modules, XIII	inx LCA: XC3000			
	CLB, Altera FLEX and MAX.[TEXT1]				1112	
3	<b>Programmable ASIC I/O Cells:</b> Allinx and Altera I/O Block.			o	L1,L2,	
	Screener ASIC Construction: Physical Design CAD Tools Partitioning:				L3	
	Goals and Objectives. Constructive Partitioning. Iterative Partitioning					
	Improvement, KL, FM and Look Ahead Algorithms, <b>[TEXT1</b> ]					
4	Floor Planning and P	lacement: Goals and Objectives, Floo	or Planning Tools,	8	L1,L2,	
4	Channel Definition, I/C	And Power Planning and Clock Plan	ning.		12	
	Placement: Goals and	l Objectives, Min-Cut Placement Al	lgorithm, Iterative		L3	
	Placement Improvement	t, Physical Design Flow. [TEXT1]				
5	Routing: Global Rout	ing: Goals and Objectives, Global	Routing Methods,	8	L1,L2,	
C .	Back-Annotation. Det	ailed Routing: Goals and Objectives	s, Measurement of		L3	
	Channel Density, Left-	Edge and Area-Routing Algorithms.	. Special Routing,		-	
	Circuit Extraction and	DRC. [TEXT1]				
Nadar	<b>*BTL</b> : Blooms Taxonor	ny Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical			
Note:	<b>F</b> 1 <b>I I I I I I I I I I</b>					
•	Each Unit will have inte	rnal choice for SEE.	anta Caminana 10	· · · · ·		
	The internal assessment	will be based on CIE marks, Assignm	ents, Seminar and C	лоир Ас	uviues.	
COUK	SE OUTCOMES:	a students will be able to:				
CO1	Describe the concent	s of ASIC design methodology d	lata nath elements	logical	effort and	
	EPGA architectures			chort and		
CO2	Analyze the design of F	PGAs and ASICs suitable for specific	tasks, perform desig	gn entrv a	and explain	
	the physical design flow.			P - will		
CO3	Design data path elements for ASIC cell libraries and compute optimum path delay.					
BOS Ch	BOS Chairman Dean(Academics) Pri				Prir	

CO4	Understand and identify different Programmable ASIC Logic Cells.
CO5	Create floor plan including partition and routing with the use of CAD algorithms.
Course	outcome and program outcome mapping
CO1	PO1,PO2
CO2	PO2, PO3, PO4, PO5
CO3	PO2,PO3,PO4,PO5
CO4	PO2,PO3, PO4,PO5
CO5	PO3,PO4, PO5,PO6
TEXT	BOOKS:
1.	Michael John Sebastian Smith, "Application - Specific Integrated Circuits" Addison Wesley
	Professional; 2005.
REFE	RENCE BOOKS/WEBLINKS:
1.	Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems
	Perspective", 3rd edition, Addison Wesley/ Pearson education, 2011.
2.	Vikram Arkalgud Chandrasetty,"VLSI Design: A Practical Guide for FPGA and ASIC
	Implementations", Springer, 2011, ISBN: 978-1-4614-1119-2.
3.	Rakesh Chadha, Bhasker J., "An ASIC Low Power Primer", Springer, 2012, ISBN: 978-1-4614-
	4270-7.

Subject	Title: Digital IC desig	gn			
Subject	Subject Code: 22LVS232No. of Credits: 03 = 2:2:0 (L:T:P)No. of lecture hours per week: 0.			ek: 03	
Exam I	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture		e hours:	40	
Course	e Learning Objectives: T	This course will enable the students to:			
1.	Learn circuit-oriented ap	pproach towards digital design			
2.	Illustrate the impact of in	nterconnect wiring on the functionality	and performance of	f a digital	gate.
3.	Infer different approache	es to digital timing and clocking circui	ts		
4.	Understand the impact of	of clock skew on the behaviour of digi	tal synchronous circ	uits	
5.	Explain the role of perip	heral circuitry such as the decoders, se	ense amplifiers, drive	ers and co	ontrol
	circuitry in the design of	reliable and fast memories		[	1
UNIT		Syllabus Content		No. of hours	*BTL
NO.					
1	Implementation Strat	tegies For Digital ICS: Introduction	, From Custom to		L1,L2,
	Semicustom and Struct	ured Array Design Approaches, Custo	om Circuit Design,		L3
	Cell-Based Design Me	thodology, Standard Cell, Compiled	Cells, Macrocells,	8	
	Megacells and Intellec	tual Property, Semi-Custom Design I	Flow, Array-Based	Ŭ	
	Implementation Approa	aches, Pre-diffused (or Mask-Program	nable) Arrays, Pre-		
	wired Arrays, Perspecti	ve-The Implementation Platform of th	e Future.		
2	Coping With Interco	<b>nnect</b> : Introduction, Capacitive Paras	sitics, Capacitance	8	L1,L2,
	and Reliability-Cross T	Talk, Capacitance and Performance in	CMOS, Resistive		L3,L4
	Parasitics, Resistance and Reliability-Ohmic Voltage Drop, Electromigration,				
	Resistance and Performance-RC Delay, Inductive Parasitics, Inductance and				
	Reliability-Voltage Drop, Inductance and Performance-Transmission Line				
	Effects, Advanced Interconnect Techniques, Reduced-Swing Circuits, Current-				
	Timing Issues In Di	gital Circuits: Introduction Timing	Classification of	8	1112
3	Digital Systems Syr	achronous Interconnect Mesochron	ous interconnect	0	$L_{1,L_{2}}$
	Plesiochronous Interco	nnect Asynchronous Interconnect Sy	nchronous Design		13,14
	— An In-depth Perspec	ctive. Synchronous Timing Basics. So	urces of Skew and		
	Jitter, Clock-Distributio	on Techniques, Latch-Based Clocking,	SelfTimed Circuit		
	Design, Self-Timed Lo	ogic - An Asynchronous Technique,	Completion-Signal		
	Generation, Self-Time	d Signaling, Practical Examples of	Self-Timed Logic,		
	Synchronizers and A	rbiters, Synchronizers-Concept and	Implementation,		
	Arbiters, Clock Synthe	esis and Synchronization Using a Ph	ase-Locked Loop,		
	Basic Concept, Buildin	g Blocks of a PLL.			
4	Designing Memory	and Array Structures: Introd	luction, Memory	8	L1,L2,
•	Classification, Memory	Architectures and Building Blocks, T	The Memory Core,		L3, L4
	Read-Only Memories	, Non-volatile Read-Write Memo	ories, Read-Write		
	Memories (RAM), Co	ontents-Addressable or Associative	Memory (CAM),		
	Memory Peripheral Cir	cuitry, The Address Decoders, Sense A	mplifiers, Voltage		
	Reterences, Drivers/Bu	tters, Timing and Control.	· · · · · · · · · · · · · · · · · · ·	-	x 1 x c
5	Designing Memory a	nd Array Structures: Memory Rel	ability and Yield,	8	L1,L2,
	Signai-to-Noise Ratio,	Memory yield, Power Dissipation in I	viemories, Sources		L3, L4
	A stive Device Dissipation if	I wiemories, Partitioning of the memo	ry, Addressing the		
	Active Power Dissipati	ion, Data retention dissipation, Case S	succes in memory		

	Design: The Programmable Logic Array (PLA), A 4 Mbit SRAM, A 1 Gbit			
	NAND Flash Memory, Perspective: Semiconductor Memory Trends and			
	Evolutions.			
	*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical			
Note:				
•	Each Unit will have internal choice for SEE.			
•	The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.			
COUR	SE OUTCOMES:			
	After studying this course, students will be able to:			
CO1	Apply design automation for complex circuits using the different implementation methodology like			
	custom versus semi-custom, hardwired versus fixed, regular array versus ad-hoc.			
CO2	Use the approaches to minimize the impact of interconnect parasitic on performance, power			
	dissipation and circuit reliability			
CO3	Impose the ordering of the switching events to meet the desired timing constraints using synchronous,			
	clocked approach.			
CO4	Infer the reliability of the memory			
CO5	Solve application specific integrated circuit problems			
Course	outcome and program outcome mapping			
CO1	PO1,PO2			
CO2	PO2,PO3,PO4			
CO3	PO2,PO3,PO4,PO5			
CO4	PO7,PO8			
CO5	PO3,PO4			
TEXT	BOOKS:			
1.	Jan M Rabey, Anantha Chandrakasan, BorivojeNikolic,, Digital Integrated Circuits-A Design			
	Perspective, PHI, 2nd Edition, 2003.			
2.	M. Smith, Application Specific Integrated circuits, Addison Wesley, 1997.			
REFE	RENCE BOOKS/WEBLINKS:			
1.	H. Veendrick. —MOS IC's: From Basics to ASICs. Wiley-VCH, 1992.			

1. H. Veendrick, —MOS IC's: From Basics to ASICs, Wiley-VCH, 1992.

Subject Title: SYSTEM VERILOG PROGRAMMING					
Subject Cod	ject Code: 22LVS233 No. of Credits: 03 = 3:2:0 (L:T:P) No. of lecture hours per week: 03				
Exam Durat	Exam Duration: <b>3 Hours</b> $CIE + (Assignment + Seminar) + SEE = 40+10+50 = 100$ Total No. of lecture hours: 40				40
This course	e will enable the stu	idents to:			
1. Uno	derstand digital sys	tem verification using object orien	ted methods		
2. Lea	Irn the System Veri	log language for digital system ver	rification.		
3. Cre	ate/build test bencl	nes for the basic design/methodolog	gy.		
4. Us	e constrained rando	om tests for verification			
5. Uno	derstand concepts of	of functional coverage			
UNIT		Syllabus Content		No. of hours	*BTL
1 Ve fur stin	<b>rification Guideli</b> actionality, directed mulus, randomization	<b>nes</b> : The verification process, be testing, methodology basics, con n, functional coverage, test bench com	pasic test bench nstrained random nponents.		L1,L2, L3
arr wi typ	Data Types: Built in Data types, fixed and dynamic arrays, Queues, associative       8         arrays, linked lists, array methods, choosing a storage type, creating new types       8         with type def, creating user defined structures, type conversion, Enumerated       1         types, constants and strings, Expression width.       8				
2 Pr Fu ret	<b>Procedural Statements and Routines:</b> Procedural statements, Tasks, Functions and void functions, Task and function overview, Routine arguments, returning from a routine, Local data storage, time values.			8	L1,L2, L3
Co Th Sy	e interface construct stem Verilog assertion	ench and design: Separating the test ct, Stimulus timing, Interface drivin ons.	bench and design, ng and sampling,		
3 Ra det nu: coi Ba	andomization: Intro- tails, Solution proba mber functions, Co nstraints, Random co sic Concept, Buildin	duction, Randomization in System V bilities, Valid constraints, In-line co ommon randomization problems, Ito ntrol. and Synchronization Using a Ph g Blocks of a PLL.	Verilog, Constraint nstraints, Random erative and array nase-Locked Loop,	8	L1,L2, L3
4 Th thr a to	reads and Interpro eads, Interprocess co est bench with thread	<b>cess Communication</b> : Working with ommunication, Events, semaphores, M Is and Interprocess Communication.	threads, Disabling ailboxes, Building	8	L1,L2, L3
5 Fu exa sar co	<b>Inctional Coverage</b> : ample, Anatomy of npling, Cross covera verage data, measuri	Coverage types, Coverage strategies Cover group and Triggering a C ge, Generic Cover groups, Coverage on ng coverage statistics during simulation	s, Simple coverage over group, Data options, Analyzing on.	8	L1,L2, L3
*B7 Note: • Eac • The	TL: Blooms Taxonor h Unit will have inte internal assessment	ny Level, <b>L:T:P</b> = Lecture: Tutorial rnal choice for SEE. will be based on CIE marks, Assignm	: Practical nents, Seminar and C	Group Ac	tivities.

	After studying this course, students will be able to:
CO1	Write test benches for moderately complex digital circuits.
CO2	Use System Verilog language features to implement digital systems.
CO3	Apply constrained random tests benches using System Verilog.
CO4	Understand building of test bench for threads and interprocess Communication.
CO5	Appreciate functional coverage and coverage strategies.
Course	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8,PO9,PO10
CO5	PO1, PO8,PO9,PO10
TEXT	BOOKS:
1.	Chris Spear, 'System Verilog for Verification – A guide to learning the Test bench language features',

Springer Publications, 2nd Edition, 2010.

#### **REFERENCE BOOKS/WEBLINKS:**

1. Stuart Sutherland, Simon Davidmann, Peter Flake, —System Verilog for Design A guide to using system verilog for Hardware design and modelling, Springer Publications, 2nd Edition, 2006.

Subject Title: Multicore Architectures					
Subject	Code: 22LVS234	No. of Credits: <b>03</b> = <b>3:2:0</b> ( <b>L:T:P</b> )	No. of lecture hou	rs per we	ek: 03
Exam D	Exam Duration: <b>3 Hours</b> CIE + (Assignment + Seminar) + Total No. of lecture hours: <b>40</b> SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b>			40	
Course	Learning Objectives:	This course will enable the students to	):		
1.	Provide the knowledge	of Multi-core architecture and system	overview of thread	ing.	
2.	Cover fundamental cond	cepts of Parallel programming and its o	constructs.		
3.	Describe in detail the co	ncepts of Threading APIs.			
4.	Get exposure to differen	t concepts of OpenMP.			
5.	Provide Solutions to cor	nmon parallel programming problems	•	r	
UNIT		Syllabus Content		No. of	*BTL
No				hours	
110.					
1	Introduction to Mult	i- core Architecture: Motivation for	or Concurrency in		L1,L2,
	software, Parallel	Computing Platforms, Parallel	Computing in		L3
	Microprocessors, Dif	ferentiating Multi-core Architectur	es from Hyper-		
	Threading Technology	y, Multithreading on Single–Core v	versus Multi–Core		
	Platforms Understand	ing Performance, Amdahl's Law, (	Growing Returns:		
	Gustafson's Law.			10	
	System Overview of 1	Inreading: Defining Threads, System	View of Threads,		
	I nreading above the U	Upperating System, Threads inside the C	DS, Inreads inside		
	the Hardware, What Happens When a Thread Is Created, Application				
	Programming Models and Threading, Virtual Environment: VMs and Platforms Runtime Virtualization System Virtualization				
	(Text: Chapters 1 and 2)				
2	(Text: Chapters 1 and 2) <b>Fundamental Concepts of Parallel Programming:</b> Designing for Threads				1112
-	Task Decomposition	Data Decomposition Data Flow	Decomposition		L1,L2, L3
	Implications of Differ	rent Decompositions, and Challenge	s You will Face.		20
	Parallel Programming	Patterns.			
	A Motivating Proble	<b>m:</b> Error Diffusion, Analysis of th	e Error Diffusion		
	Algorithm.	·		10	
	An Alternate Approa	ch: Parallel Error Diffusion, Other Alt	ternatives.	10	
	Threading and Parall	el Programming Constructs: Synchi	ronization, Critical		
	Sections, Deadlock, Sy	nchronization Primitives, Semaphores	, Locks, Condition		
	Variables, Messages,	Flow Control-based Concepts,	Fence, Barrier,		
	Implementation depend	lent Threading Features.			
	(Text: Chapters 3 and 4	4)			
3	Threading APIs: Thre	ading APIs for Microsoft Windows, W	/in32/MFC Thread		L1,L2,
	APIs, Threading APIs	for Microsoft Dot–NET Framework,	Creating Threads,		L3
	Managing Threads, The	read Pools, Thread Synchronization	, POSIX Threads,	10	
	Creating Threads, Managing Threads, Thread Synchronization, Signaling,				
	(Toxt: Chapter 5)	ug.			
	(Text: Unapter 5)	Solution for Threading Challer as in	Threading of any		1110
4	Loop corried Depend	Solution for inreading Challenges in	nireating a Loop,		L1,L2,
	Private Data Loop So	beduling and Portioning Effective L	igning sinared and	10	L3,L4
	Minimizing Threadin	g Overhead. Work-sharing Section	ns. Performance-		
1 2 3 4	<ol> <li>Describe in detail the concepts of Threading APIs.</li> <li>Get exposure to different concepts of OpenMP.</li> <li>Provide Solutions to common parallel programming problems.</li> <li>UNIT Syllabus Content</li> <li>Introduction to Multi- core Architecture: Motivation for Concurrency in software, Parallel Computing Platforms, Parallel Computing in Microprocessors, Differentiating Multi-core Architectures from Hyper-Threading Technology, Multithreading on Single-Core versus Multi-Core Platforms Understanding Performance, Amdahl's Law, Growing Returns: Gustafson's Law.</li> <li>System Overview of Threading: Defining Threads, System View of Threads, Threading above the Operating System, Threads inside the OS, Threads inside the Hardware, What Happens When a Thread Is Created, Application Programming Models and Threading, Virtual Environment: VMs and Platforms, Runtime Virtualization, System Virtualization. (Text: Chapters 1 and 2)</li> <li>Fundamental Concepts of Parallel Programming: Designing for Threads, Task Decomposition, Data Decomposition, Data Flow Decomposition, Implications of Different Decompositions, and Challenges You will Face, Parallel Programming Problem: Error Diffusion, Analysis of the Error Diffusion Algorithm.</li> <li>A Motivating Problem: Error Diffusion, Other Alternatives. Threading and Parallel Programming Constructs: Synchronization, Critical Sections, Deadlock, Synchronization Primitives, Semaphores, Locks, Condition Variables, Messages, Flow Control-based Concepts, Fence, Barrier, Implementation dependent Threading Features. (Text: Chapters 3 and 4)</li> <li>Threading APIs: Threading APIs for Microsoft Windows, Win32/MFC Threads, Managing Threads, Thread Poroast, Thread Synchronization, POSIX Threads, Creating Threads, Thread Poroast, Thread Synchronization, Signaling, Compilation and Linking. (Text: Chapter 5)</li> <li>OpenMP: A Portable Solution for Threading Challenges in Threading a Loop, Loop-carried Dependence, Data – race Conditions,</li></ol>				

	oriented Programming, Using Barrier and No wait, Interleaving Single- thread		
	and Multi- thread Execution, Data Copy-in and Copy-out, Protecting Updates		
	of Shared Variables, Intel Task queuing Extension to OpenMP, OpenMP		
	Library Functions, OpenMP Environment Variables, Compilation, Debugging,		
	performance. (Text: Chapter 6)		
5	Solutions to Common Parallel Programming Problems: Too Many Threads,		L1,L2,
	Data Races, Deadlocks, and Live Locks, Deadlock, Heavily Contended Locks,		L3.L4
	Priority Inversion, Solutions for Heavily Contended Locks, Non-blocking		20,2
	Algorithms, ABA Problem, Cache Line Ping- ponging, Memory Reclamation		
	Problem, Recommendations, Thread-safe Functions and Libraries, Memory	10	
	Issues, Bandwidth, Working in the Cache, Memory Contention, Cache related		
	Issues, False Sharing, Memory Consistency, Current IA- 32 Architecture,		
	Itanium Architecture, High-level Languages, Avoiding Pipeline Stalls on IA-		
	32, Data Organization for High Performance. (Text: Chapter 7)		
	*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical		
Note:			
•	Each Unit will have internal choice for SEE.		
•	The internal assessment will be based on CIE marks, Assignments, Seminar and C	Group Ac	tivities.
COUR	SE OUTCOMES:		
	After studying this course, students will be able to:		
CO1	Apply the knowledge of parallel programming to solve the design problems.		
CO2	Analyze the dataflow among different cores of the multicore processor.		
CO3	Use different Threading APIs for programming multicore architectures.		
CO4	Explain the different aspects of OpenMP in parallel programming.		
CO5	Solve common parallel programming problems for multicore architectures.		
Course	e outcome and program outcome mapping		
CO1	PO2, PO3, PO4, PO5, PO12		
CO2	PO2, PO3, PO4, PO5, PO6, PO12		
CO3	PO1, PO2, PO3, PO4, PO5, PO6, PO12		
CO4	PO1, PO2, PO3, PO4, PO5, PO6, PO12		
CO5	PO1, PO2, PO3, PO4, PO5, PO6, PO8, PO12		
TEXT	BOOKS:		
1.	Shameem Akhter and Jason Roberts "Multicore Programming, Increased Perfe	ormance	through
	Software Multi-threading" Intel Press, 2006.ISBN 0-9764832-4-6.		
REFE	RENCE BOOKS/WEBLINKS:		
1.	Calvin Lin, Lawrence Snyder, "Principles of Parallel Programming" Pearso	n Educa	tion, 2009.
	ISBN-13: 978-0321487902.		
2.	Michael J. Quinn, "Parallel Programming in C with MPI and OpenMP", Tata	McGraw	Hill, 2004.
	ISBN 13: 9780070582019.		

3. David E, Culler, Jaswinder Pal Singh with Anoop Gupta "**Parallel Computer Architecture A Hardware/ Software Approach**", eBook ISBN: 9780080573076 Hardcover ISBN: 9781558603431.

Subject Title: Static Timing Analysis (STA)						
Subject	t Code: 22LVS235	No. of Credits: <b>03</b> = <b>3:2:0</b> ( <b>L:T:P</b> )	No. of lecture hour	rs per wee	ek: 03	
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture			Total No. of lectur	re hours: 40		
Course	e Learning Objectives: '	This course will enable the students to	:			
1.	Understand timing and	alyses at various process, environm	ent and interconne	ect corne	rs.	
2.	Apply the learnt conce	epts of STA to evaluate the delay o	f the circuits.			
3.	Understand and analyz	ze the signal integrity issues for the	e IC.			
4.	Generate the timing an	nalysis report using EDA tool.	to identify issues	for the u	iolation	
5.	Learn different technic	to meet timing in an IC design	to identify issues	ioi tile v	Iolatioli	
0. 7.	Set up the timing anal	vsis environment and perform the t	iming analysis for	various	cases.	
IINIT		Sullaburg Contourt		No of	*DTI	
UNII		Synabus Content		NO. 01	*BIL	
No.				nours		
1	Introduction: Nanom	eter Designs, What is Static Timing	g Analysis?. Why	8	L1,L2,	
	Static Timing Analysi	s?, Crosstalk and Noise, Design Flo	w, CMOS Digital		L3	
	Designs, FPGA Desig	ns, Asynchronous Designs, STA at	Different Design			
	Phases, Limitations	of Static Timing Analysis, Powe	r Considerations,			
	Reliability Consideration	ons,				
	STA Concepts: CMO	S Logic Design, Basic MOS Struct	ure, CMOS Logic			
	Gate, Standard Cells, Modeling of CMOS Cells, Switching Waveform,					
	Propagation Delay, Slew of a Waveform, Skew between Signals, Timing Arcs					
	and Unateness, Min and Max Timing Paths, Clock Domains, Operating					
	Conditions .		T: : ) ( 1 1	0	1110	
2	Standard Cell Librar	y: Pin Capacitance, Timing Modeling	State Dependent	δ	L1,L2,	
	Models Interface Timing Model for a Black Box Advanced Timing Modeling				LJ	
	Power Dissipation Modeling, Other Attributes in Cell Library, Characterization					
	and Operating Conditions.					
2	Interconnect Parasi	tics: RLC for Interconnect, W	Vireload Models,	8	L1,L2,	
3	Representing Coupling	g Capacitances, Hierarchical Metho	dology, Reducing		12	
	Parasitics for Critical N	lets.			LJ	
	Delay Calculation:	Overview, Cell Delay using Effec	tive Capacitance,			
	Interconnect Delay, S	Slew Merging, Different Slew Three	esholds, Different			
	Voltage Domains, Path	Delay Calculation, Slack Calculation				
4	Configuring the ST	A Environment: What is the ST	TA Environment?	8	L1,L2,	
	Specifying Clocks, Ge	nerated Clocks, Constraining Input P	aths, Constraining		L3,L4	
	Output Paths, Timing	Path Groups, Modeling of External	Attributes, Design			
	Kule Unecks, Virtual	mentation	sis, Point-to-Point			
	Timing Verification:	Setup Timing Check Hold Timing (	Check Multicycle	8	1112	
5	Paths Crossing Clock	Domains False Paths Half- Cycl	e Paths Removal	σ	L1,L2,	
	Timing Check. Recov	very Timing Check. Timing across	Clock Domains		L3,L4	
	<b>Examples</b> : Slow to Fa	st Clock Domains. Fast to Slow Cloc	ck Domains. Half-			
	cycle Path - Case 1, Ha	lf-cycle Path - Case 2, Fast to Slow Cl	ock Domain, Slow			
	to Fast Clock Domain,	Multiple Clocks.	·			

#### **\*BTL**: Blooms Taxonomy Level, **L:T:P** = Lecture: Tutorial : Practical

#### Note:

- Each Unit will have internal choice for SEE.
- The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.

#### **COURSE OUTCOMES:**

After studying this course, students will be able to:

CO1	Evaluate the delay of any given digital circuits.
CO2	Prepare the resources to perform the static timing analysis using EDA tool
CO3	Prepare timing constraints for the design based on the specification.
CO4	Generate the timing analysis report using EDA tool for different checks.
CO5	Perform verification and analyze the generated report to identify critical issues and bottleneck for the
	violation and suggest the techniques to make the design to meet timing.
Course	outcome and program outcome mapping
CO1	PO1, PO2
CO2	PO2,PO3,PO4
CO3	PO2,PO3,PO4,PO5
CO4	PO7, PO8,
CO5	PO3, PO4
TEXT I	BOOKS:

1. J. Bhasker, R Chadha, "Static Timing Analysis for Nanometer Designs: A Practical Approach", Springer, 2009.

#### **REFERENCE BOOKS/WEBLINKS:**

Sridhar Gangadharan, Sanjay Churiwala, "Constraining Designs for Synthesis and Timing Analysis

 A Practical Guide to Synopsis Design Constraints (SDC)", Springer, 2013.

2. Naresh Maheshwari and Sachin Sapatnekar, "Timing Analysis and Optimization of sequential Circuits", Springer Science and Business Media, 1999.

<u>II Semester</u> <u>Professional Elective-2</u> <u>22LVS24X</u>

Subject	Title: Algorithms for	LSI Physical Design				
Subject	Code: 22LVS241	No. of Credits: 03 = 3:2:0 (L:T:P)	No. of lecture hour	rs per week: 03		
Exam D	Exam Duration: <b>3 Hours</b> CIE + (Assignment + Seminar) + Total No. of lectur SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b>				40	
Course	Learning Objectives:	This course will enable the students to	):			
1.	Explain the need for syn	thesis and verification for digital circu	uits			
2.	Describe the VLSI Auto	mation algorithms used for physical d	lesign			
3.	Understand the problem	of placement and routing and identify	algorithms to addre	ess these	problems.	
4.	Illustrate the concept of	cell routing constrained and unconstra	ained via minimizati	on.		
5.	Get the knowledge of co	ompaction problem and basic ways to	tackle it.			
UNIT		Syllabus Content		No. of	*BTL	
No.				hours		
1	Logic Synthesis & Ver	rification: Introduction to combination	nal logic synthesis,		L1,L2,	
	Binary Decision Diagra	am,		10	L3	
	High Level Synthesis	: Hardware models for High-level	synthesis, Internal	10		
	representation of the in	put algorithm (Data Flow Graph). [T	EXT 2]			
2	VLSI Automation	Algorithms: Partitioning: probl	lem formulation,		L1,L2,	
	classification of partition	oning algorithms, Group migration alg	orithms, simulated	10	L3	
	annealing & evolution,	other partitioning algorithms [TEXT]			1110	
3	Placement, Floor Planning & Pin Assignment: problem formulation,				L1,L2,	
	based floor planning f	10	L3			
	General & channel pin assignment [TEXT 1]					
	Global Routing: Problem formulation, classification of global routing					
4	algorithms, Maze routing algorithm, line probe algorithm, Steiner Tree based				1214	
	algorithms, ILP based	10	1.5,1.4			
	Detailed Routing: pro	10				
	single layer routing alg					
	channel routing algorit	hms, and switchbox routing algorithm	s [TEXT 1]			
5	Over The Cell Routin	g & Via Minimization: two layers ov	ver the cell routers,		L1,L2,	
	Compaction: problem	aned via minimization	compaction two	10	L3,L4	
	dimension based comp	action hierarchical compaction [TEX]	T 11			
*BTL:	Blooms Taxonomy Leve	1. $\mathbf{L}$ : $\mathbf{T}$ : $\mathbf{P}$ = Lecture: Tutorial : Practic	al			
Note:	j i i j i i	,				
•	Each Unit will have inte	rnal choice for SEE.				
•	The internal assessment	will be based on CIE marks, Assignment	ents, Seminar and C	Group Ac	tivities.	
COUR	SE OUTCOMES:					
	After studying this cours	se, students will be able to:				
CO1	Understand and exploi	t the features of logic synthesis and h	igh level synthesis a	at introdu	ctory level	
963	in the VLSI design whi	ch happens before the physical design	1.	11.0	11.00	
CO2	Understand the partition	oning process, formulate the problem	n, classify and exer	mplify th	e different	
CO3	partitioning algorithms		process formulated	ha proble	malacify	
COS	and exemplify the diffe	ent, noor-plaining and pin assignment	process, formulate t	ne proble	chi, classify	
	and exempting the diffe					

CO4	Understand the placement floor-planning and pin assignment process, formulate the problem, classify		
	and exemplify the different algorithms.		
CO5	Understand the over the cell routing and compaction process, formulate the problem, and exemplify		
	the different algorithms.		
Cours	e outcome and program outcome mapping		
CO1	PO1,PO2		
CO2	PO2,PO3,PO4		
CO3	PO4,PO5,PO7		
CO4	PO1,PO2,PO3,PO4		
CO5	PO4,PO6,PO7,PO12		
TEXT	BOOKS:		
1.	Naveed Shervani, "Algorithms for VLSI physical design Automation", Kluwer Academic		
	Publisher, Second edition.		
2.	Sabih H. Gerez, "Algorithms for VLSI Design Automation", JOHN WILEY & SONS, 2000.		
REFE	RENCE BOOKS/WEBLINKS:		
1.	Christophn Meinel & Thorsten Theobold, "Algorithm and Data Structures for VLSI		
	<b>Design</b> ", KAP, 2002.		
2.	Rolf Drechsheler : "Evolutionary Algorithm for VLSI", Second edition		
3.	Trimburger, "Introduction to CAD for VLSI", Kluwer Academic publisher, 2002		
2. 3.	Design", KAP, 2002. Rolf Drechsheler : "Evolutionary Algorithm for VLSI", Second edition Trimburger, "Introduction to CAD for VLSI", Kluwer Academic publisher, 2002		

4. Andrew B. Kahng • Jens Lienig, Igor L. Markov, Jin Hu "VLSI Physical Design:From Graph Partitioning to Timing Closure", Springer publications, 2011.

Subject Title: Synthesis and Optimization of Digital Circuits (SODC)						
Subject	ject Code: 20LVS242 No. of Credits: 3=3:2:0 (LTP) No. of lecture ho				hours/week :03	
Exam D	Duration :03 Hours	CIE +(Assignment+Seminar)+ SEE = 30+(10+10)+50=100	Total No. of C	I No. of Contact Hours :40		
Course	e Learning Objectives					
1	Explain the need for synth	esis and optimization for digital circuits				
2	Describe the basic optimiz	zation techniques used in circuits design				
3	Explain the advanced tools and Compilation Techniqu	s and techniques in digital systems design.	These include	e Hardy	ware Modelling	
4	Illustrate the concept of sc	heduling and resource binding for optimiz	zation.			
5. Sequen	Describe the logic-Level s tial circuits.	synthesis and optimization techniques for o	combinationa	l and		
LINIT					Blooms	
No		Syllabus Contents		No of Hours	Taxonomy Level	
	Introduction: Microele	ctronics, semiconductor technologies	and circuit		L1,L2,	
1	taxonomy, Microelectron optimization.	nic design styles, computer aided s	ynthesis and	8	L3,	
	<b>Graphs:</b> Notation, undirected graphs, directed graphs, combinatorial optimization, Algorithms, tractable and intractable problems, algorithms for linear and integer programs, graph optimization problems and algorithms, Boolean algebra and Applications.					
	[Text1]					
	Hardware Modelling: H	Hardware Modelling Languages, distinc	tive features,	8	L1,L2,	
2	structural hardware langu synthesis, abstract models, sequencing graphs, compi	hage, Behavioural hardware language, H structures logic networks, state diagrams, lation and optimization techniques. [ <b>Text</b> ]	IDLs used in data flow and <b>1</b> ]		L3, L4	
	Two Level Combination	al Logic Optimization: Logic optimization	on, principles,	8	L1,L2,	
3	operation on two level log minimization and encodin	gic covers, algorithms for logic minimizat g property, minimization of Boolean relat	ion, symbolic ions.		L3, L4	
	Multiple Level Combina combinational networks, a Kernels, Decomposition. [	tional Optimizations: Models and transf algebraic model: Substitution, Extraction a [Text1]	ormations for and Algebraic			
4	Schedule Algorithms: A resource and without resource sequencing models, Sched	A model for scheduling problems, Sch purce constraints, Scheduling algorithms luling Pipe lined circuits.	eduling with for extended	8	L1,L2, L3, L4	
	<b>Cell Library Binding:</b> Pr binding, specific problem F.P.G.As and Anti-fuse ba	roblem formulation and analysis, algorithm ns and algorithms for library binding ( ased F.P.G.As), rule based library binding.	ms for library (lookup table . [ <b>Text1]</b>			

5	Sequential Circuit Ontimization: Sequential circuit ontimization using state	8 1112
5	based models: State minimization, state Encoding, Other Optimization Mathods	$0  \square 1, \square 2,$
	based models: State minimization, state Encoding, Other Optimization Methods	L3, L4
	and Recent Developments.[1ext1]	
*BTL:	Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical	I
Note:		
•	Fach Unit will have internal choice for SFF	
-	The internal encoder of SEE.	
•	The internal assessment will be based on CIE marks, Assignments, Seminar and Group A	ctivities.
CO1	Describe and identity different process of synthesis and optimization, graph theo	ry and its
	algorithms to optimize a Boolean equation.	
CO2	Explain the different types of hardware modelling techniques.	
<u> </u>		
CO3	Illustrate the different two level and multilevel optimization algorithms for comb	inational circuits.
CO4	Describe the different scheduling algorithms with resource binding and without r	esource binding for
	pipelined sequential circuits and extended sequencing models.	U
CO5	Analyze the different type of simulator and design of the testability technique.	
Cours	e outcome and program outcome mapping	
CO1	PO2,PO5,PO12	
	- , - , -	
CO2	PO2 PO3 P05	
002		
CO3	PO4 PO5	
005	104,105	
<u>CO4</u>		
C04	P03,P00	
005	DOC DO7	
COS	P06,P07	
<u> </u>		
CO6	PO2,PO3,PO7,PO12	
Text ]	Book:	
1.	Giovanni De Micheli, "Synthesis and Optimization of Digital Circuits", Tata	McGraw-Hill, 2003.

#### **REFERENCE BOOKS/WEBLINKS:**

- 1. Edwars M.D., Automatic Logic synthesis Techniques for Digital Systems, Macmillan New Electronic Series, 1992.
- 2. Sneh Saurabh, "Introduction to VLSI Design Flow", Cambridge University press, 2023.

Subject	Title: ARM Program	ming and Optimization			
Subject	bject Code: 22LVS243 No. of Credits: 03 = 3:2:0 (L:T:P) No. of lecture hours per week: 03				
Exam D	Exam Duration: <b>3 Hours</b> CIE + (Assignment + Seminar) + Total No. of lecture hours: <b>40</b> SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b>				
Course	Learning Objectives:	This course will enable the students to	):		
1.	Understanding the progr	rammer's model of ARM processor.			
2.	Use of available optimiz	zation methods for ARM architectures			
3.	Realizing real time signa	al processing applications & primitive	OS operations on different.	ARM arc	hitectures.
4.	To analyze and demonst	trate different applications on ARM de	evelopment boards.		
5.		t memory optimization methods for A	KWI arcmitectures		
UNIT		Syllabus Content		No. of	*BTL
No.				hours	
1	Introduction, Data Path	n Architecture, Registers, Modes, Exce	eptions		L1,L2,
	Programming in C fo	or ARM: Overview of C Compilers a	and optimization, basic C		L3
	data types, C looping	structures, register allocation, function	on calls, pointer aliasing,	8	
	structure arrangement,	bit fields, unaligned Data and endianes	ss, division, floating point,		
2	Inline functions and in	ine assembly, portability issues. (Text	t I)		1110
2	and evels counting in	struction scheduling register allocation	assembly code, profiling		L1,L2,
	looping constructs Bi	t manipulation efficient switches I	Handling unaligned data	8	L3
	(Text 1)	te manipulation, efficient switches.	nandning unanglied data.		
2	Digital Signal Process	ing on ARM: Representing a digital si	ignal, Introduction to DSP		L1,L2,
3	on the ARM, FIR filters: Realization of filters on ARM7 and Cortex M3, IIR Filters: 8				12
	Realization of filters of	n ARM7 and Cortex M3, CMSIS DSP	Library. (Text 1)		L3
4	Firmware: Firmware a	and Boot loader			L1,L2,
	Embedded Operatin	g Systems: Fundamental Compon	ents, Simple Operating	8	L3,L4
	System. (Text 1)		T		1110
5	Memory Protection	Juit: Over view of the MPU's, MPU	registers, setting up the	0	L1,L2,
	MPU, Memory barri	ing MPU Other usages of MPU (Tex	sing sub-region disable,	8	L3,L4
	* <b>BTL</b> : Blooms Taxonor	my Level $\mathbf{L}:\mathbf{T}:\mathbf{P} = \mathbf{I}$ ecture: Tutorial	· Practical		
Note:			. i fueticui		
•	Each Unit will have inte	ernal choice for SEE.			
•	The internal assessment	will be based on CIE marks, Assignm	nents, Seminar and Group A	Activities	
COUR	SE OUTCOMES:				
	After studying this cour	se, students will be able to:			
CO1	Describe the programmer	ner's model of ARM processor and A	Apply the optimization me	thods ava	ailable for
	ARM architectures to a	lesign embedded software in C to mee	et given constraints.		
CO2	Apply the optimization	methods available for ARM architect	ures to design embedded so	oftware in	assembly
	code to meet given con	istraints.			
CO3	Realize real time signa	l processing applications on different	ARM architectures by mak	ting use o	f software
	libraries.				
CO4	Realize primitive OS o	perations on different ARM architectu	ares by making use of softw	vare libra	ries.
C05	Analyze the memory p	rotection and optimization methods av	vailable for ARM architect	ures.	
Course	outcome and program	outcome mapping			

CO1	PO2, PO3, PO4, PO5, PO12
CO2	PO2, PO3, PO4, PO5, PO6, PO12
CO3	PO1, PO2, PO3, PO4, PO5, PO6, PO12
CO4	PO1, PO2, PO3, PO4, PO5, PO6, PO12
CO5	PO1, PO2, PO4, PO5, PO6, PO12
TEXT	BOOKS:
1.	Andrew N Sloss, Dominic Symes, Chris Wright, "ARM System Developers Guide", 2008, Elsevier,
	Morgan Kaufman publishers, ISBN-13:9788181476463.
2.	,Joseph Yiu, The definitive Guide to the ARM Cortex- M3 & M4 Processors, 3rd Edition, 2014, Newnes
	(Elsevier), ISBN: 978-93-5107-175-4.
REFE	RENCE BOOKS/WEBLINKS:
1.	ARM System on Chip Architecture, Steve Furber, 2nd Edition, 2001, Pearson Education Limited, ISBN-
	13:9780201675191.
2.	Technical reference manual for ARM processor cores, including Cortex M series, ARM 11, ARM 9 & ARM
	7 processor families.

Subject	Title: High Speed VL	SI Design			
Subject	ect Code: 22LVS244No. of Credits: 03 = 3:2:0 (L:T:P)No. of lecture hours per week: 03				
Exam I	m Duration: <b>3 Hours</b> SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b> CIE + (Assignment + Seminar) + Total No. of lecture hours: <b>40</b>				
Course	e Learning Objectives: '	This course will enable the students to	):		
1.	Learn sources of procest thumb.	ss – driven performance variation in	quarter-micron CMOS and	l apply th	e rules of
2.	Comprehend non-clocke	ed static circuit families, used to imple	ement combinatorial logic.		
3.	Interpret the design style	es used for clocked and non-clocked s	ystems.		
4.	Explore the design part temperature variations.	ameters such as on-chip device ler	ngth tolerance, supply rail	inconsis	tency and
5.	Understand clocking sty	les, jitters and skews.			
UNIT		Syllabus Content		No. of hours	*BTL
No.				nouis	
1	<b>Process Variability:</b> Introduction, Front-end -of-line variability considerations, charge loss mechanisms, back-end-of- line variability considerations.[ <b>Text 1</b> ]			8	L1,L2, L3
2	Non-Clocked logic sty	yles: Introduction, static CMOS struc	etures, DC VS logic, Non-	8	L1,L2,
	clocked pass-gate fami	lies.	a atulaa Dual mil damina		L3
	structures latched dom	incroduction, single-rail domino logic	styles. Dual-rail domino		
	[Text 1]	ino situctures, crocked puss gute rogic			
3	Circuit Design margin and design variability:				L1,L2,
0	Introduction, process	induced variation, design induced v	variations, and application		L3
	induced variations', No	pise.	abing single anded losis		
	latching differential los	introduction, basic latch design, lat	oric <b>[Text 1]</b>		
	Interface Techniques	Introduction, signaling standard,	chip-chip communication	8	L1,L2,
4	networks, ESD protect	ion, Driver design techniques, receive	er design techniques.[Text		1314
	1]				LJ,L4
5	Clocking styles: Intro	oduction, clock jitter and skew, clo	ock generation and clock	8	L1,L2,
	distribution.[Text 1]				L3,L4
	*BTL: Blooms Taxonor	my Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical		
Note:	Each Unit will have into	mal shains for CEE			
•	The internal assessment	mai choice for SEE.	pents Seminar and Group A	ctivities	
COUR	SE OUTCOMES:	will be based on CIL marks, Assignin	ients, Seminar and Oroup A	cuvines.	
0001	After studying this cours	se, students will be able to:			
CO1	Accomplish their goal	in achieving the tradeoffs in performa	nce, power, area, reliability	and cost	by the
	selection of design styles				
CO2	Analyze strengths and	weakness of clocked and non-clocked	logic circuit families in term	s of chara	acteristics.
03	interpret the performan	nce considerations to enable high spe	the design	osing the	input and
CO4	Analyze Interface tech	niques for signaling standard and com	munications.		
CO5	Design clocking styles	clock distributions and jitters.			
l					

Course	e outcome and program outcome mapping
CO1	PO1,PO2
CO2	PO2, PO3, PO4
CO3	PO3, PO5, PO6
CO4	PO4,PO5,PO6,PO7
CO5	PO5, PO6, PO7
TEXT	BOOKS:
1.	Kerry Bernstein, "High Speed CMOS Design Styles", Kluwer, 1999.
REFE	RENCE BOOKS/WEBLINKS:
1.	Howard Johnson & Martin Graham, "High Speed Digital Design: A Handbook of Black Magic", Prentice
	Hall PTR, 1993.
2.	William S. Dally & John W. Poulton, "Digital Systems Engineering", Cambridge University Press, 1998.
3.	Masakazu Shoji, "High Speed Digital Circuits", Addison Weley Publishing Company, 1996.

Subject	t Title: Design of VLSI	systems				
Subject	Subject Code: 22LVS245No. of Credits: 03 = 3:2:0 (L:T:P)No. of lecture hours per week: 03					
Exam I	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture hours: 40					
Course	e Learning Objectives:	This course will enable the students to	):			
1.	Give in-depth knowledg	ge about VLSI design methodologies				
2.	Understand the coding of	concept of the VLSI design of ASIC d	esign			
3.	Analyse the performance	e of VLSI arithmetic blocks using CA	D tools			
4.	Design arithmetic block	s using the CMOS for ALU				
5.	Evaluate the circuit desi	ign/fabrication cost.				
		8		_		
UNIT No.		Syllabus Content		No. of hours	*BTL	
1	VI SI System Design	Methodology: Structure Design Stra	tegy Hierarchy Regularity		1112	
-	Modularity, and Loca	lity. System on Chip Design options	S: Programmable logic and		L1,L2, L3	
	structures, Programma	ble interconnect, programmable gate	arrays, Sea of gate and gate	10		
	array design, standard	cell design, full custom mask design.		10		
	Chip Design Method	s: Behavioral synthesis, RTL synthes	sis, Logic optimization and			
	structural tools layout	synthesis, layout synthesis, EDA Tool	s for System			
2	Design Capture Tools	HDL Design, Schematic Design, La	yout Design, Floor planning		L1,L2,	
	and Chip Composition	. Design Verification Tools: Simulatio	n Timing Verifiers, Net List		L3	
	Comparison Layout Extraction, Design Rule Verification.			10		
	Counters, Boolean logical operations, coding, shifters, Multiplication, Parallel Prefix					
	computations					
2	Array Subsystem Des	ign: SRAM, Special purpose RAMs, I	DRAM, Read only memory,		L1,L2,	
3	Content Addressable n	nemory, Programmable logic arrays.		10	13	
	Control Unit Desig	gn: Finite State Machine (FSM)	Design, Control Logic	10	LJ	
	Implementation: PLA	control implementation, ROM control	implementation.			
4	Special Purpose S	Subsystems: Packaging, power	distribution, I/O, Clock,		L1,L2,	
	Transconductance amp	blifier, follower integrated circuits.		10	L3,L4	
	Design Economics:	Nonrecurring and recurring engine	ering Costs, Fixed Costs,			
	VLSI System Testing	<b>&amp; Verification:</b> Introduction A wal	k through the Test Process		L1L2	
5	Reliability, Logic Veri	fication Principles, Silicon Debug Prin	nciples, Manufacturing Test			
	Principles, Design for	Testability, Boundary Scan		10	L3,L4	
	VLSI Applications: C	Case Study: RISC microcontroller, A	TM Switch, etc.			
	*BTL: Blooms Taxono	my Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical			
Note:						
•	• Each Unit will have internal choice for SEE.					
•	The internal assessment	will be based on CIE marks, Assignm	ents, Seminar and Group Ac	tivities.		
COUR	RSE OUTCOMES:					
CO1	After studying this cour	rse, students will be able to:				
CO1	Develop the architectu	res for VI SI system design				
	- Develop the architectu	i os ior v Loi system uesign.				

CO3	Design arithmetic blocks using the CMOS for ALU.	
CO4	Evaluate the circuit design/fabrication cost.	
CO5	Model the VLSI system using the State-Machine.	
Course outcome and program outcome mapping		
CO1	PO1,PO2,PO3	
CO2	PO1,PO2,PO3,PO4	
CO3	PO3,PO4,PO5,PO6	
CO4	PO2,PO3,PO4,PO5	
CO5	PO3,PO5,PO7	
TEXT BOOKS:		
1.	Neil H.E. Weste, David Harris, "CMOS VLSI Design: A Circuits and System Perspectives" Addison Wesley	
	- Pearson Education, 3rd Edition, 2004.	
REFERENCE BOOKS/WEBLINKS:		
1.	Wayne, Wolf, "Modern VLSI Design: System on Silicon" Prentice Hall PTR/Pearson Education, Second	

Edition, 1998.
2. Douglas A Pucknell & Kamran Eshragian , "Basic VLSI Design" PHI 3rd Edition (original Edition – 1994).

Subject Title: VLSI Design and Embedded Systems Lab-2					
Subject Code: 22LVSL26No. of Credits: 02 = 0:0:2 (L:T:P)No. of lecture hours per		week: 04			
Exam Duration: <b>3 Hours</b>		CIE + SEE = <b>50+50=100</b>	Total No. of lecture hours: 48		
Course	e Learning Objectives: 7	This course will enable the students to:	I		
1.	Objective of this lab is to	b learn the Virtuoso tool as well learn	the flow of the Full Custo	om IC desi	gn cycle.
2.	Usage of DRC, LVS and Parasitic Extraction on the various designs, like inverter, differential amplifier, operational amplifier, R-2R based DAC and Mixed signal design of SAR based ADC,			amplifier,	
3.	Timing analysis and power analysis of the circuits using CADENCE				
4.	Design a testing program for thread and process creation.				
5.	Design a testing program for specified conditions using multithreaded application.				
6.	Design a POSIX based r	nessage queue for communicating betw	ween two tasks.		
UNIT		Syllabus Content		No. of	*BTL
No.				hours	
		PART A			
1	Design an INVERTER	and analyze the following parameters	s using the cadence		L1,L2,
	VIRTUSO				L3,L4
	Schematic Entry				
	Analog Simulation	esi Design		3	
	Analog Simulation 3 Creating Layout View of Inverter				
	Parasitic Extraction				
	Creating the Configuration View				
	Generating Stream Dat	ta			
2	Design an Diff_ Ampli	fier and analyze the following parame	ters using the cadence	3	L1,L2,
	VIRTUSO				L3,L4
	Schematic Entry				
	Creating a Layout View	v of Diff Amplifier			
	Physical Verification				
2	Design an Common So	urce Amplifier and analyze the follow	ving parameters using	3	L1,L2,
3	the cadence VIRTUSO			L3,L4	
	Schematic Entry				
	Symbol Creation				
	Building the Common Source Amplifier Test Design				
	Analog Simulation with Spectre				
	Design an Common Dr	ain Amplifier and analyse the followi	ng parameters using the	3	L1.L2.
4	cadence VIRTUSO		parameters using the		L3, L4
	Schematic Entry Symbo	ol Creation			
	Building the Common I	Drain Amplifier Test Design			
	Analog Simulation with	n Spectre			
	Creating a layout view	of Common Drain Amplifier			

5	Design an Operational Amplifier and analyze the following parameters using the	3	L1,L2,
	cadence VIRTUSO		L3, L4
	Schematic Entry		
	Symbol Creation		
	Building the Operational Amplifier Test Design		
	Analog Simulation with Spectre		
	Creating a layout view of Operational Amplifier		
6	Design an R-2R DAC and analyze the following parameters using the cadence	3	L1,L2,
	VIRTUSO		L3,L4
	Schematic Entry Symbol Creation		
	Building the R-2R DAC Test Design		
	Analog Simulation with Spectre		
	Creating a layout view of R-2R DAC	2	1110
7	cadence VIRTUSO	3	$L_{1}, L_{2}, L_{3}, L_{4}$
	Design Information		LJ,L4
	Import the Verilog Module into ADE Using Verilog In.		
	Schematic Entry		
	Mixed Signal Simulation Using AMS in ADE		
	PART-B		
1	Creating a Thread and Process using POSIX Thread standard.	3	L1,L2,
			L3,L4
2	Creating two pipes for sending and receiving messages.	3	L1,L2,
			L3,L4
3	Creating 'n' number of child Threads.	3	L1,L2,
			L3,L4
4	Program to pass message through pipes.	3	L1,L2,
			L3,L4
5	Implement the usage of anonymous pipe with 512 bytes for data sharing between	3	L1,L2,
	parent and child processes.	_	L3,L4
	<b>*BTL</b> : Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical		
Note:			
•	The internal assessment will be based on Record, Conduction, Question and Answer ses	ssion.	
COUR	SE OUTCOMES:		
<u>CO1</u>	After studying this course, students will be able to:		
	Design analog circuits Draw layouts of analog circuits		
C02	Analyze the analog circuits		
C03	Analyze the analog circuits using CADENCE		
C04	Develop the Multithreaded employed		
CO5	Create a POSIX based message queue for communicating between two tacks		
Course	create a POSIX based message queue for communicating between two tasks.		
	PO1 PO2		
CO2			
CO3	PO2,PO3,PO4		
CO4	PO1,PO4,PO8		
CO5	PO4,PO5,PO6,PO8		

CO6	PO3,PO4,PO5,PO6,PO8,PO9			
TEXT	TEXT BOOKS:			
1.	Philip E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, Third			
	Edition, 2013.			
2.	Shibu K V, "Introduction to Embedded Systems", First Edition, Tata McGraw Hill Education Private			
	Limited, 2009.			
REFERENCE BOOKS/WEBLINKS:				
1.	https://www.buecher.de > > Mikroelektronik > Sonstige			
2.	https://www.cadence.com			
3.	https://www.cadence.com > Home > Tools			

4. https://www.cadence.com > Home > Training > All Courses.

Subject Title: Audit Course / Ability Enhancement Course			
Subject Code:	No. of Credits: <b>PP</b>	No. of lecture hours per week: 03	
22AUD27/22AEC27			
Exam Duration: 3 Hours	CIE + SEE =	Total No. of lecture hours: 40	
List of ONLINE Audit Course / Ability Enhancement Courses			
Course Type	Course Title	Duration	
MOOC - Swayam NPTEL	VLSI Design Flow: RTL to GDS	12 weeks	
MOOC - Swayam NPTEL	Analog Electronics	12 weeks	
MOOC - Swayam NPTEL	System Design using Verilog	12 weeks	
MOOC - Swayam NPTEL	Computer Architecture And Organization12 weeks		
MOOC - Swayam NPTEL	Fabrication Techniques for MEMs- sensors: clinical perspective	based 12 weeks	

# III Semester Syllabus (2022 Batch)

Subject Title: Low Power VLSI Design					
Subject Code: 22LVS31		No. of Credits: <b>04</b> = <b>3:0:0:2</b>	No. of lecture hours per week: 04		ek: 04
		(L:T:P:S)			
Exam Duration: <b>3 Hours</b>		CIE + (Assignment + Seminar) + SEE = <b>40+10+50 =100</b>	Total No. of lecture hours: 52		52
Course	Learning Objectives: '	This course will enable the students to	):		
6.	Understand the basic kn	owledge of power dissipation in CM0	OS devices and anal	yse the T	Technology
7	Impact on Low Power.				
/. Q	Study the Probabilistic p	ower analysis and Simulation Power	analysis.		
0. 9	Illustrate the concepts of	f Low power Architecture & Systems			
10.	Discuss the various Algo	prithm & Architectural Level Method	ologies.		
			C	NT 6	*D/DI
UNII		Syllabus Content		NO. OI hours	*BIL
No.				nours	
1	Introduction: Need f	or low power VLSI chips, charging	g and discharging		L1,L2,
	capacitance, short circu	it current in CMOS leakage current, s	static current, basic		L3
	principles of low power	r design, low power figure of merits.			
	Simulation power a	nalysis: SPICE circuit simulation	gate level logic	8	
	simulation, capacitive power estimation, static state power, gate level				
	capacitance estimation	, architecture level analysis, data corr	relation analysis in		
2	DSP systems, Monte C	ario simulation. <b>IEXI-I</b>	sility & fraguancy	Q	1112
2	<b>Probabilistic power analysis:</b> Kandom logic signals, probability & frequency, <b>8</b> L1,L2,			L1,L2, L3	
	Low Power Design Circuit level: Power consumption in circuits Flin Flops &				
	Latches design, high capacitance nodes, low power digital cells library.				
	TEXT-1 and TEXT-2		2		
3	Logic level: Gate reor	ganization, signal gating, logic encod	ing, state machine	8	L1,L2,
5	encoding, pre-computa	tion logic.			L3
	Low power Clock Distribution: Power dissipation in clock distribution, single				
	driver Vs distributed by	uffers, Zero skew Vs tolerable skew, o	chip & package co		
	design of clock network	k. TEXT-1 and TEXT-2			
4	Low power Architect	ture & Systems: Power & performa	ance management,	8	L1,L2,
	switching activity redu	ction, parallel architecture with volta	ge reduction, flow		L3
	design <b>TFXT-1 and</b>	rexT_2	bw power memory		
	Algorithm & Archite	rtural Level Methodologies: Introdu	ction design flow	8	L1L2
5	Algorithmic level anal	vsis & optimization. Architectural 1	evel estimation &	0	L1,L2,
	synthesis. <b>TEXT-1 an</b>	d TEXT-2			LS
* <b>BTL</b> : Blooms Taxonomy Level, <b>L:T:P</b> = Lecture: Tutorial : Practical					
Note:					
•	• Each Unit will have internal choice for SEE.				
•	• The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.			tivities.	
COURS	SE OUTCOMES:				
	After studying this cours	se, students will be able to:			
CO1	Analyze the Algorithm	& Architectural Level Methodologies	s.		
CO2	Apply the Different sin	nulation tools for Power analysis.			

CO3	Analyze Power & performance management with the concepts of gate level logic simulation and
	various concepts of Gate reorganization.
CO4	Discuss Power dissipation in clock distribution and the Sources of power dissipation on Digital
	Integrated circuits.
CO5	Illustrate the data correlation analysis in DSP systems.
Course	e outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8,PO9,PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000
2.	Gary K. Yeap, "Practical Low Power Digital VLSI Design", KAP, 2002
3.	Jan M. Rabaey , Massoud Pedram, "Low Power Design Methodologies" The Springer International
	Series in Engineering and Computer Science.
REFE	RENCE BOOKS/WEBLINKS:

1. A.P. Chandrasekaran and R.W. Broadersen, "Low power digital CMOS design", Kluwer Academic, 1995.

2. A Bellamour and M I Elmasri, "Low power VLSI CMOS circuit design", Kluwer Academic, 1995.

3. <u>www.ntpel.com.</u>

Professional Elective 3 Syllabus
Subject Title: Advanced Computer Architecture					
Subject Code: 22LVS321No. of Credits: 03 = 2:0:0:2No. of lecture hou(I • T•P•S)		No. of lecture hour	rs per week: 03		
Exam Duration: 3 Hours $CIE + (Assignment + Seminar) + SEE = 40+10+50 = 100$ Total No. of lecture			e hours:	40	
Course	Learning Objectives:	This course will enable the students to	:		
1.	Explain the concepts of	parallel computing and hardware tech	nnologies		
2.	Compare and contrast th	e parallel architectures			
3.	Illustrate parallel progra	mming concepts			
UNIT		Syllabus Content		No. of	*BTL
No.				nours	
1	Parallel Computer M	Iodels: The State of Computing, M	ultiprocessors and		L1,L2,
	multicomputers, Multiv	vector and SIMD computers.		8	L3,L4
	Program and Network Properties: Conditions of parallelism, Program			0	
	Partitioning & Schedul	ing, Program Flow Mechanisms. TEX	XT-1		
2	Principles of Scalabl	e Performance: Performance Metri	cs and Measures,	8	L1,L2,
	Parallel Processing A	pplications, Speedup Performance	Laws, Scalability		L3,L4
	Analysis and Approach	les. IEAI-I	taabnalagy Supar		
	Scalars & Vector Proce	essors Memory Hierarchy Technology	v Virtual Memory		
	Technology. TEXT-1		y, viituui memory		
2	Bus, Cache and S	Shared Memory: Bus Systems,	Cache Memory	8	L1,L2,
3	Organizations, Shared Memory Organizations, Sequential & Weak Consistency				1314
	Model. TEXT-1				13,11
	Pipelining & Superscalar Technologies: Linear Pipeline Processors,				
	Nonlinear Pipeline Pro	cessors, Instruction Pipeline Design, A	Arithmetic Pipeline		
	Design, Superscalar Pij	peline Design. TEXT-1			
4	Multivector & SiMD Computers: Vector Processing principles, Multivector			8	L1,L2,
	TEXT-1				L3,L4
	Scalable. Multithrea	ded and Data Flow Computers:	Latency Hiding		
	Techniques, Principles	of Multithreading, Fine Grain Multi Co	omputers, Scalable		
	and Multithreaded Arcl	hitectures, Data Flow and Hybrid Arcl	hitectures.		
	TEXT-1				
5	Parallel Models, Lang	guages and Compilers: Parallel Prog	gramming Models,	8	L1,L2,
-	Parallel Languages & C	Compilers, Dependence Analysis and	Data Arrays, Code		L3,L4
	Optimization and Sche	duling, Loop Parallelization and Pipel	ining. <b>TEXT-1</b>		
	Parallel Program De	velopment and Environments: Para	allel Programming		
	Program Structures <b>T</b>	FITZATION AND MUTH PROCESSOF MODES	s, shared variable		
	*BTL: Blooms Taxonor	my Level. L:T:P = Lecture: Tutorial	: Practical		
Note:	2 221 21001115 1 41101101				
•	Each Unit will have inte	rnal choice for SEE.			
•	The internal assessment	will be based on CIE marks, Assignm	ents, Seminar and C	Group Ac	tivities.
COURS	SE OUTCOMES:				
	After studying this cours	se, students will be able to:			
CO1	Understand the basic co	oncepts for parallel processing			

CO2	Analyze program partitioning and flow mechanisms			
CO3	Apply pipelining concept for the performance evaluation			
CO4	Learn the advanced processor architectures for suitable applications.			
CO5	Understand parallel Programming			
Course	outcome and program outcome mapping			
CO1	PO1,PO2,PO3,PO8,PO9,PO10			
CO2	PO1, PO2, PO8,PO9,PO10			
CO3	PO1, PO2,PO8,PO9,PO10			
CO4	PO1, PO8,PO9,PO10			
CO5	PO1, PO8,PO9,PO10			
TEXT I	BOOKS:			
1.	Kai Hwang & Narendra Jotwani, "Advanced Computer Architecture: Parallelism, Scalability,			

Programmability", McGraw Hill Education, ISBN:978-93-392-2092- I, 3" Edition, 2016.

### **REFERENCE BOOKS/WEBLINKS:**

- 1. John L. Hennessy and David A. Patterson, Computer Architecture: A quantitative approach, 5th edition, Morgan Kaufmann Elseveir, 2013.
- 2. <u>www.ntpel.com.</u>

Subject Title: CMOS RF CIRCUIT DESIGN					
Subject	Subject Code: 22LVS322No. of Credits: 03 = 2:0:0:2No. of lecture hour		rs per week: 03		
		(L:T:P:S)			10
Exam D	Ouration: 3 Hours	CIE + (Assignment + Seminar) + SEE = $40+10+50 = 100$	Total No. of lectur	e hours:	40
Course	Learning Objectives:	This course will enable the students to	):		
1.	Learn basic concepts in	RF and microwave design emphasizin	ng the effects of non	linearity	and noise.
2.	Able to appreciate comm	nunication system, multiple access an	d wireless standards	necessar	y for RF
2	circuit design.	aivan anahitaatuma vanious naasiyan an	d transmittar dasian	thair m	anita and
5.	demerits	erver architecture, various receiver an	u transmitter designs	s, men m	erns and
4.	Understand the design o	f RF building blocks such as Low No	ise Amplifiers and N	Aixers.	
UNIT		Syllabus Content		No of	*BTI
No		Synabus Content		hours	DIL
110.					
1	Introduction to RF De	esign and Wireless Technology:			L1,L2, L3 L4
	Basic concepts in l	RF design (I): General considera	ations, Effects of	8	20,21
	Nonlinearity, Noise, Se	ensitivity and dynamic range.[Text 1]			
2	Basic concepts in RF of	lesign (II): Passive impedancetransfo	rmation, scattering	8	L1,L2,
	parameters, analysis of nonlineardynamic systems.[Text 1] L3,L4				L3,L4
3	Communication Concepts: General concepts, analog modulation, digital 8			8	L1,L2,
	modulation, spectral re-growth, Mobile RF communications, Multiple access				L3,L4
4	Transceiver Archit	ecture (I): General consider	ations, Receiver	8	L1,L2,
	architecture.[Text 1]				L3,L4
5	Transceiver Architecture (II): Transmitter architectures8			L1,L2,	
	Low Noise Amplifiers: LNA topologies: common-source stage withinductive			L3,L4	
	load, common-source s	tage with resistive feedback.			
	Mixers: General consid	derations, passive down conversion m	ixers.		
	[Text 1]				
	*BTL: Blooms Taxonor	ny Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical		·
Note:					
•	Each Unit will have internal choice for SEE.				
	SF OUTCOMES.	will be based on CIE marks, Assignn	ients, Seminar and C	лоир Ас	uvities.
	After studying this cours	se, students will be able to:			
CO1	Analyze the effect of no	onlinearity and noise in RF and micro	wave design.		
CO2	Exemplify the approach	hes taken in actual RF products.			
CO3	Minimize the number of	of off-chip components required to dea	sign mixers and Low	v-Noise A	mplifiers.
CO4	Explain various receive	ers and transmitter topologies with the	eir merits and drawba	acks.	

CO5	Demonstrate how the system requirements define the parameters of the circuits and how the
	performance of each circuit impacts that of the overall transceiver.
Course	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	B. Razavi, "RF Microelectronics," PHI, Second edition, 2004.
REFE	RENCE BOOKS/WEBLINKS:
1.	R. Jacob Baker, H.W. Li, D.E. Boyce "CMOS Circuit Design, layout and Simulation", PHI 1998.
2.	Thomas H. Lee "Design of CMOS RF Integrated Circuits" Cambridge University press 1998.
3.	Y.P. Tsividis, "Mixed Analog and Digital Devices and Technology", TMH 1996.
4.	www.ntpel.com.

Subject Title: Embedded Linux System Design and Development					
Subject	Code: 22LVS323	No. of Credits: <b>03 = 2:0:0:2</b> ( <b>L:T:P:S</b> )	No. of lecture hour	rs per week: 03	
Exam D	Puration: 3 Hours	CIE + (Assignment + Seminar) + SEE = <b>40</b> + <b>10</b> + <b>50</b> = <b>100</b>	Total No. of lectur	re hours: 40	
Course 1.	Learning Objectives:	This course will enable the students to	):		
UNIT No.	Syllabus Content     No. of hours     *BTL		*BTL		
1	Introduction: History of Embedded Linux, Why Embedded Linux, Embedded Linux Versus Desktop Linux, Frequently Asked Questions, Embedded Linux Distributions, Porting Roadmap. Getting Started: Architecture of Embedded Linux, Linux Kernel Architecture, User Space, Linux Start-Up Sequence, GNU CrossPlatform Tool chain.L1,L2, L3,L48				L1,L2, L3,L4
2	Board Support Package: Inserting BSP in Kernel Build Procedure, Memory Map, Interrupt Management, The PCI Subsystem, Timers, UART, Power8L1,L2, L3,L4Management.				L1,L2, L3,L4
3	Embedded Storage: Flash Map, MTD—Memory Technology Device, MTD8L1,L2,Architecture, Sample MTD Driver for NOR Flash, The Flash-Mapping Drivers, MTD Block and Character Devices, Mtdutils Package, Embedded File Systems, Optimizing Storage Space, Tuning Kernel Memory.L1,L2,			L1,L2, L3,L4	
4	Embedded Drivers: Linux Serial Driver, Ethernet Driver, I2C Subsystem onLinux, USB Gadgets, Watchdog Timer, Kernel Modules.		8	L1,L2, L3,L4	
5	Porting Applications:Architectural Comparison, Application Porting8L1,L2,Roadmap, Programming with Pthreads, Operating System Porting LayerL1,L2,L3,L4(OSPL), Kernel API DriverL1,L2,L3,L4			L1,L2, L3,L4	
<ul> <li>*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical</li> <li>Note: <ul> <li>Each Unit will have internal choice for SEE.</li> <li>The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.</li> </ul> </li> <li>COURSE OUTCOMES: <ul> <li>After studying this course, students will be able to:</li> </ul> </li> </ul>					
CO1	Understand the embedd	led Linux development environment.			
CO2	Understand and create	Linux BSP for a hardware platform.			
CO3	Understand the Linux r	nodel for embedded storage and write	e drivers and applica	tions for	the same.
CO4	Understand various em	bedded Linux drivers such as serial, I	2C, and so on.		
CO5	Port applications to em	bedded Linux from a traditional RTO	S.		
Course	outcome and program	outcome mapping			
CO1	PO1,PO2,PO3,PO8,PO	9,PO10			
CO2	PO1, PO2, PO8, PO9, P	O10			

CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	P.Raghavan, Amol Lad, Sriram Neelakandan, "Embedded Linux System Design And Development,"
	Auerbach Publications, Taylor & Francis Group, 2006.
REFER	RENCE BOOKS/WEBLINKS:

 Karim Yaghmour, Jon Masters, Gilad BenYossef, and Philippe Gerum "Building Embedded Linux Systems O'Reilly publications, 2<sup>nd</sup> edition.

Subject Title: SoC Design					
Subject Code: 22LVS324         No. of Credits: 03 = 2:0:0:2         No. of lecture hour           (L:T:P:S)         No. of lecture hour			rs per we	ek <b>: 03</b>	
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lecture		e hours:	40		
Course	Learning Objectives: 7	This course will enable the students to	0:		
1.	To Describe the organ	ization and implementation of the	3- and 5-stage pipe	eline AR	M
	processor cores				
2.	To Understand the nee	eds high-level language (in this cas	se, C) in application	n develo	pment
3.	To Know the issues in	volved in debugging systems in en	mbedded processor	cores an	nd in the
	production testing of b	ooard-level systems.			
4.	To learn different ARI	M integer cores, concept of memo	ry hierarchy and m	anageme	ent.
UNIT		Syllabus Content		No. of	*BTL
No.				hours	
1	ADM Organization	and Implementations 2 stars	nineline ADM		1112
1	organization 5-stage p	incline ARM organization ARM ins	struction execution		L1,L2, L3,L4
	ARM implementation.	The ARM coprocessor interface.	struction execution,		,
	,			8	
	The ARM Instruction	<b>Set:</b> Introduction, Exceptions, Cor	iditional execution,	Ū	
	Branch and Branch with	h Link (B, BL), Branch, Branch with	Link and exchange		
	(DA, DLA), Soltware I	interrupt (Sw1).			
2	The ARM Instruction instructions, Count lead and unsigned byte dat transfer instructions, Maregister instructions, Maregister instructions instructions, General re- instructions, Coproce Coprocessor register tra- only), Unused instruction	Set (Continued ) Data processing ind ding zeros (CLZ - architecture v5T a transfer instruction, Half-word an fultiple register transfer instructions, (SWP), Status register to general gister to status register transfer instruc- ssor data operations, Coprocesso ansfers, Breakpoint instruction (BRK on space, Memory faults, ARM archi	structions, Multiply only), Single word d signed byte data Swap memory and l register transfer ctions, Coprocessor or data transfers, C - architecture v5T itecture	8	L1,L2, L3,L4
3	Architectural Suppor	t for High-Level Languages: Abst	raction in software	8	L1,L2,
5	design, Data types,	Floating-point data types, The A	RM floating-point		L3,L4
	architecture, Expression	ons, Conditional statements ,Loop	ps, Functions and		
	procedures, Use of mer	nory, Kun-time environment.			
4	Architectural Suppo	rt for System Development: Th	ne ARM memory	8	L1,L2,
7	interface, The Advance	d Microcontroller Bus Architecture(A	AMBA), The ARM		L3,L4
	reference peripheral s	pecification, Hardware system prot	otyping tools, The		
	ARMulator, The JTA	G boundary scan test architecture,	The ARM debug		
	architecture, Embedded	1 I race, Signal processing support			
5	ARM Processor Core	s: ARM7TDMI, ARM8, ARM9TD	MI, ARM10TDMI,	8	L1,L2,
-	Discussion, Example an	nd exercises.			L3,L4
	Memory Hierarchy: N	Iemory size and speed, On-chip mem	ory, Caches, Cache		
	design - an example, M	lemory management, Examples and e	exercises.		
	*BTL: Blooms Taxonor	ny Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical		

Note:

- Each Unit will have internal choice for SEE.
- The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.

-	
COURSE	E OUTCOMES:
А	After studying this course, students will be able to:
CO1	Apply the 3- and 5-stage pipeline ARM processor cores and analyse the implementation issue.
CO2	Use the concepts and methodologies employed in designing a System- on-chip (SoC) based
:	around a microprocessor core and in designing the microprocessor core itself.
CO3	Understand how SoCs and microprocessors are designed and used, and why a modern
]	processor is designed the way that it is.
CO4	Use integrated ARM CPU cores (including Strong ARM) that incorporate full support for
1	memory management.
CO5	Analyze the requirements of a modern operating system and use the ARM architecture to
	address the same.
Course o	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2 ]	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2,PO8,PO9,PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8,PO9,PO10
TEXT B	OOKS:
1. S	steve Furber "ARM System-On-Chip Architecture" Addison Wesley, 2 <sup>nd</sup> edition, 2001.
REFERE	ENCE BOOKS/WEBLINKS:
1. Jo	oseph Yiu "The Definitive Guide to the ARM Cortex-M3", Newnes, (Elsevier), 2nd edition, 2010.
2. S <sup>*</sup>	Judeep Pasricha and Nikil Dutt," On-Chip Communication Architectures: System on Chip
It	nterconnect", Morgan Kaufmann Publishers, 2008.
1	

3. Michael Keating, Pierre Bricaud "Reuse Methodology Manual for System on Chip designs", Kluwer Academic Publishers, 2ndedition, 2008.

Subject Title: FinFETs and Other Multi-Gate Transistors					
Subject	Code: 22LVS325	No. of Credits: 03 = 2:0:0:2 (L:T:P:S)	No. of lecture hour	rs per week: 03	
Exam D	Duration: 3 Hours	CIE + (Assignment + Seminar) + SEE = <b>40+10+50 =100</b>	Total No. of lecture hours: 40		40
	Learning Objectives: '	This course will enable the students to	):		
1. 2	To have an insight inte	of SOI MOS transistor.	d advanced gate st	tack den	osition
2.	To enable the students	to analyse physics behind BSIM.	TMG	lack dep	05111011.
3. 4	To analyse the electron	statics of the multi-gate MOS syste	em		
5.	To realise the interrela	tionship between the multi-gate F	ET device properti	es and d	igital and
	analog circuits.			•••••••	-8
UNIT		Syllabus Content		No. of	*BTL
No.				nours	
1	SOI MOSFET: From	Th Single Gate to MultiGate:			L1,L2,
	A brief history of Mult	iple - Gate MOSFETs, MultiGate MO	SFET physics.	8	L3,L4
2	Multigate MOSFET	<b>Fechnology :</b> Introduction, Active Are	ea:Fins, Gate Stack	8	L1,L2, L3,L4
3	<b>BSIM- CMG:</b> A Compact Model for Mult-Gate Transistors : Introduction,		ors : Introduction,	8	L1,L2,
5	Framework for MultiGate FET Modeling, MultiGate Models, BSIM-CMG and BSIM-IMG, BSIM-CMG.				L3,L4
4	Physics of the MultiC	Gate MOS system : Device electrost	atics, Double gate	8	L1,L2,
-	MOS system, Two-dimensional confinement.				L3,L4
5	Multi-Gate MOSFET	circuit Design : Introduction, Digit	al Circuit Design,	8	L1,L2,
5	Analog Circuit Design				L3,L4
<ul> <li>*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical</li> <li>Note: <ul> <li>Each Unit will have internal choice for SEE.</li> <li>The internal assessment will be based on CIE marks. Assignments. Seminar and Group Activities</li> </ul> </li> </ul>					
COURS	SE OUTCOMES:				
	After studying this cours	se, students will be able to:			
CO1	Understand the physics	and bring out the advantages and cha	llenges of Multi-gat	e FETs.	
CO2	Describe thin film for orientation and mobilit	Describe thin film formation technique, gate stack deposition and issues related to fin crystal orientation and mobility enhancement.			fin crystal
CO3	Apply the compact mo	dels to describe physics beyond BSIN	ICMG to enable fas	t compu	ter analysis
004	of device/circuit behav	iour.	,		1 1 ''
CO4	Analyse electrostatics of the effects of tunnelling	or multi-gate MOS system using quarget through thin gate dielectrics.	ntum-mechanical co	ncepts a	nd describe
CO5	Correlate multigate FE	Correlate multigate FET device properties and elementary digital and analog circuits.			
Course	outcome and program	outcome mapping			
CO1	PO1,PO2,PO3,PO8,PC	9,PO10			
CO2	PO1, PO2, PO8, PO9, P	010			

CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	J.P.Colinge, FinFETs and other Multi-Gate Transistors, Springer, Series on Integrated Circuits and
	Systems, 2008.
2.	Samar Saha,, Fin FET Devices for VLSI Circuits and Systems, CRC Press, First Edition, 2020
REFE	RENCE BOOKS/WEBLINKS:
1.	Weihua Han, Zhiming M. Wang, Toward Quantum FinFET, Springer Cham, First Edition 2021.
2.	Yogesh singh Chauhan, Darsen D, et.al , FinFET Modeling for IC Simulation and Design: using
	the BSIM-CMG standard, Academic Press, 2015.

## OPEN ELECTIVE-1 SYLLABUS

Subject Title: Hardware modelling using VHDL					
Subject	Code: 22LVS331	No. of Credits: 03 = 2:0:0:2 (L:T:P:S)	No. of lecture hou	No. of lecture hours per week: 03	
Exam D	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lectur		e hours:	40	
<ul> <li>Course Learning Objectives: This course will enable the students to:</li> <li>1. Use the industry-standard hardware description language VHDL into the digital de</li> <li>2. Design VHDL models ranging in complexity from a simple adder to more comple</li> <li>3. Understand the synthesis and testing of the models.</li> </ul>			esign pro ex circuit	ocess. s.	
UNIT No.		Syllabus Content		No. of hours	*BTL
1	Review of Logic De Algebra and Algebraic and NOR gates, Haza Mealy Sequential Net Equivalent states and 1 Logic and Buses	esign Fundamentals: Combination Simplification, Karnaugh maps, Des rds in combinational Networks, Fli work Design, Design of Moore Se reduction of state Tables, Synchrono	al logic, Boolean igning with NAND pflop and Latches, equential Network, ous Design, Tristate	8	L1,L2, L3,L4
2	<b>Introduction to VHDL</b> : VHDL Description of Combinational Networks, Modeling Flipflops using VHDL Processes, VHDL Models for a Multiplexer, Modeling a sequential Machine, Variables, signals, and constants, Arrays, VHDL operators, VHDL Functions, VHDL Procedures, Packages and Libraries.		8	L1,L2, L3,L4	
3	<b>Styles of Descriptions</b> : VHDL Data types, VHDL Styles of Description Data flow Description: Highlights of Data flow Description, Structure of Data flow Description, Data type-vectors, Common VHDL programming Errors		8	L1,L2, L3,L4	
4	Designing with prop Programmable Logic programmable Logic D Design of Networks f Accumulator, Design Numbers, Design of Bi	grammable Logic Devices: Read Arrays, Programmable Array Logic Devices (PLDs), Generics, Generate st for Arithmetic Operations: Design of of Binary Multiplier, Multiplication anary Divider	d only memories, c, Other sequential tatements of serial Adder with n of signed Binary	8	L1,L2, L3,L4
5	Synthesis: Highlights module, Mapping pro assignment, variable L loop statement. Hardware Testing and Testing Sequential Log	of synthesis, synthesis information occess in the hardware domain- M 1, L2, L3 assignment, if statements, <b>d Design for Testability</b> : Testing Co gic.	n from entity and Mapping of signal , else-if statements, ombinational Logic,	8	L1,L2, L3,L4
<ul> <li>*BTL: Blooms Taxonomy Level, L:T:P = Lecture: Tutorial : Practical</li> <li>Note: <ul> <li>Each Unit will have internal choice for SEE.</li> <li>The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.</li> </ul> </li> <li>COURSE OUTCOMES: <ul> <li>After studying this course, students will be able to:</li> </ul> </li> </ul>					
	Understand the basic co	oncepts of Digital Design			

CO2	Implement various Combinational and sequential circuits using VHDL descriptions.
	write simple VHDL programs in different styles.
CO3	Design and verify the functionality of digital circuits (PLA, PAL, PLD) and Arithmetic
	Operations.
CO4	Identify the suitable Abstraction level for a particular digital design.
CO5	Write the programs more effectively using Verilog tasks and directives. Perform timing and delay
	Simulation.
Course	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8, PO9, PO10
CO5	PO1, PO8, PO9, PO10
TEXT	BOOKS:
1.	"Digital Systems Design using VHDL", Charles H. Roth, Jr., The University of Texas at Austin. 2006
	reprint, Thomson Asia Pte Ltd, Singapore
2.	"HDL Programming VHDL and Verilog", Nazeih M. Botros, 2009 reprint, Dreamtech press
DEFED	DENCE DOORG/WEDI INIKS.

#### **REFERENCE BOOKS/WEBLINKS:**

1. "VHDL for Programmable Logic", Kevin Skahill, Pearson education, 2006

Subject Title: Pattern Recognition & Machine Learning					
Subject	bject Code: 22LVS332 No. of Credits: 03 = 2:0:0:2 No. of lecture hours per weat (L:T:P:S)		ek: 03		
Exam D	Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = $40+10+50=100$ Total No. of lecture		e hours: <b>40</b>		
Course	Learning Objectives:	This course will enable the students to	):		
1.	To understand the mode.	I selection and different types of varia	bles.		
2.	To study Supervised Lea	arning Linear Regression Models.			
3.	To learn the various type	es of Supervised Learning Kernels.			
4.	To get familiar with Uns	Supervised Learning.			
5.	To learn the Probabilistic	c Graphical Models.			
UNIT		Syllabus Content		No. of hours	*BTL
No.					
1	Introduction: Probab	bility Theory, Model Selection,	The Curse of		L1,L2,
	Dimensionality, Decision	on Theory, Information		8	L3,L4
	Theory Distributions	: Binary and Multinomial Variable	es, The Gaussian	0	
-	Distribution, The Expo	nential Family, Nonparametric Metho	ods.	0	1110
2	Supervised Learning	Linear Regression Models: Linear	incor Degreesion	8	L1,L2, L3 L4
	Revesion Model Com	nance Decomposition, Bayesian L	riminant Analysis:		LJ,L4
	Discriminant Function	anson Classification & Linear Disci	els Probabilistic		
	Discriminant Functions, Probabilistic Generative Models, Probabilistic				
	Supervised Learning Kernels: Dual Representations. Constructing Kernels. 8 I			L1.L2.	
3	Radial Basis Function Network, Gaussian Processes Support Vector Machines			0	L 2 L 4
	Maximum Margin Clas	ssifiers, Relevance Vector Machines	Neural Networks:		L3,L4
	Feed-forward Network, Network Training, Error Back propagation				
Δ	Unsupervised Learning: Mixture Models: K-means Clustering, Mixtures of			8	L1,L2,
•	Gaussians, Maximum 1 of EM.	ikelihood, EM for Gaussian mixtures.	, Alternative View		L3,L4
	Dimensionality Reduction: Principal Component Analysis, Factor/Component				
	Analysis, Probabilistic	PCA, Kernel PCA, Nonlinear Latent	Variable Models		
5	Probabilistic Graph	ical Models: Bayesian Netwo	rks, Conditional	8	L1,L2,
J	Independence, Markov	Random Fields, Inference in Graphica	al Models, Markov		L3,L4
	Model, Hidden Markov	Models			
	*BTL: Blooms Taxonor	ny Level, <b>L:T:P</b> = Lecture: Tutorial	: Practical		
Note:					
•	Each Unit will have inte	rnal choice for SEE.		<b>.</b> .	
	The internal assessment	will be based on CIE marks, Assignm	ents, Seminar and C	froup Ac	tivities.
COUR	SE UUICOMES:	a students will be able to:			
<u>CO1</u>	Identify areas where Do	ttern Recognition and Machina Loarn	ing can offer a solut	ion	
01		atom Recognition and Machine Leall		.1011.	
CO2	Describe the strength a	nd limitations of some techniques us	ed in computational	l Machin	e Learning
<u> </u>	Tor classification, regre	ssion and density estimation problems	S.		
$\frac{003}{004}$	Solve problems in Describe	ua.			
004	Solve problems in Kegi				

CO5	Discuss main and modern concepts for model selection and parameter estimation in recognition,
	decision making and statistical learning problems.
Course	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2,PO8,PO9,PO10
CO4	PO1, PO8,PO9,PO10
CO5	PO1, PO8,PO9,PO10
TEXT	BOOKS:
1.	"Pattern Recognition and Machine Learning", Christopher Bishop Springer 2006.
REFE	RENCE BOOKS/WEBLINKS:
1.	Konstantinos Koutroumbas, Sergios Theodoridis, "Pattern recognition", Fourth Edition, Academic
	Press, 2009.
2.	Tom M. Mitchell "Machine Learning: An Artificial Intelligence Approach", First Edition, Mc
	Graw Hill, Reprint 2017.

Subject Title: Internet of Things					
Subject Code: 22LVS333		No. of Credits: 03 = 2:0:0:2 (L:T:P:S)	No. of lecture hours per week: 03		ek: 03
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No		Total No. of lectur	of lecture hours: 40		
Course	Learning Objectives:	This course will enable the students to	D:		
6.	To understand the conce	epts of IOT and its applications in tod	ay's scenario.		
7.	To study the IoT networ	k architecture and design.			
8.	To understand IOT cont	ent generation and transport through	networks use cases o	of IoT.	
9.	To understand the devic	es employed for IOT data acquisition			
UNIT		Syllabus Content		No. of	*BTL
No.				hours	
1	What is IoT:Genesis,	Digitization, Impact, Connected Roa	adways, Buildings,		L1,L2,
	Challenges				L3,L4
	IoT Network Archi	tecture and Design: Drivers beh	ind new network	8	
	Architectures, Compar	ring IoT Architectures, M2M archit	tecture, IoT world		
	forum standard, IoT Re	eference Model, Simplified IoT Archi	tecture.		
2	IoT Network Archi	tecture and Design: Core IoT	Functional Stack,	8	L1,L2,
	Layer1(Sensors and A	ctuators), Layer 2(Communications	Sublayer), Access		L3,L4
	network sublayer, G	ateways and backhaul sublayer, I	Network transport		
	sublayer,IoT Network	management. Layer 3(Applications	and Analytics) –		
	Analytics vs Control, Data vs Network Analytics, IoT Data Management and				
	Compute Stack				
3	<b>Engineering IoT Networks:</b> Things in IoT – Sensors, Actuators, MEMS and		8	L1,L2,	
	smart objects. Sensor networks, wSN, Communication protocols for wSN			L3,L4	
	Topology, Constrained Devices, Constrained Node Networks, IoT Access		wer consumption,		
	Technologies, IEEE 802.15.4 Competitive Technologies – Overview only of				
	$\begin{array}{c} \text{IEEE 80}\\ \text{IEEE 802 15 } 4 \text{g}  \text{Ae II} \end{array}$	FFF 1901 2a Standard Alliances – I	TF Cat0 I TF-M		
	NB-IoT	EEE 1901.24 Standard Annances			
	Engineering IoT Net	tworks: IP as IoT network laver.	Key Advantages.	8	L1,L2,
4	Adoption, Optimization	on, Constrained Nodes, Constrain	ed Networks, IP	-	1314
	versions, Optimizing 1	P for IoT. Application Protocols for	or IoT – Transport		L3,L4
	Layer, Application Tra	nsport layer, Background only of SC.	ADA, Generic web		
	based protocols, IoT	Application Layer Data and Ana	alytics for IoT –		
	Introduction, Structure	d and Unstructured data, IoT Data A	Analytics overview		
	and Challenges.				
5	IoT in Industry (Thre	e Use cases): IoT Strategy for Connec	ted manufacturing,	8	L1,L2,
	Architecture for Conne	cted Factory Utilities – Power utility,	IT/OT divide, Grid		L3,L4
	blocks reference mode.	I, Reference Architecture, Primary su	bstation grid block		
	Architecture Street law	t and Connected cities –Strategy, S	omart city network		
	Architecture, Street lay	er, eny layer, Data center layer, servic	es layer, Sinart City		
	* <b>BTL</b> · Blooms Taxonor	mart succe righting. $\mathbf{n}_{\mathbf{v}} \mathbf{I} = \mathbf{v}_{\mathbf{v}} \mathbf{I} \mathbf{I} \mathbf{v}_{\mathbf{v}} \mathbf{I} \mathbf{P} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{v}_{\mathbf{v}} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{v}_{\mathbf{v}} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} \mathbf{I} $	· Practical		
Note		ny Level, <b>D.I.I</b> – Lecture. Iutorial	. i faculai		
-	Fach Unit will have inte	rnal choice for SEF			
-	Lach Unit will have lille				

•	The internal assessment will be based on CIE marks, Assignments, Seminar and Group Activities.	
COUR	SE OUTCOMES:	
	After studying this course, students will be able to:	
CO1	Understand the basic concepts IoT Architecture and devices employed.	
CO2	Analyze the sensor data generated and map it to IoT protocol stack for transport.	
CO3	Apply communications knowledge to facilitate transport of IoT data over various available communications media.	
CO4	Design a use case for a typical application in real life ranging from sensing devices to analyzing the data available on a server to perform tasks on the device.	
CO5	Apply knowledge of Information technology to design the IoT applications.	
Course	e outcome and program outcome mapping	
CO1	PO1,PO2,PO3,PO8,PO9,PO10	
CO2	PO1, PO2, PO8, PO9, PO10	
CO3	PO1, PO2, PO8, PO9, PO10	
CO4	PO1, PO8,PO9,PO10	
CO5	PO1, PO8,PO9,PO10	
TEXT BOOKS:		
2.	David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Robert Barton, Jerome Henry,"IoT	
	Fundamentals: Networking Technologies, Protocols, and Use Cases for the Internet of Things",	
	1st Edition, Pearson Education (Cisco Press Indian Reprint), 2017 (ISBN: 978-9386873743)	
3.	Sriniyasa K G, "Internet of Things", CENGAGE Leaning India, 2017	

#### **REFERENCE BOOKS/WEBLINKS:**

- 3. Vijay Madisetti and ArshdeepBahga, "Internet of Things (A Hands-on-Approach)", 1<sup>st</sup> Edition, VPT, 2014. (ISBN: 978-8173719547)
- 4. Raj Kamal, "Internet of Things: Architecture and Design Principles", 1st Edition, McGraw Hill Education, 2017. (ISBN: 978-9352605224)

# Subject Title: High Frequency GaN Electronic DevicesSubject Code: 22LVS334No. of Credits: 03 = 2:0:0:2<br/>(L:T:P:S)No. of lecture hours per week: 03Exam Duration: 3 HoursCIE + (Assignment + Seminar) +<br/>SEE = 40+10+50=100Total No. of lecture hours: 40

**Course Learning Objectives:** This course will enable the students to:

- 1. To understand an integrated treatment of the state of the art in both conventional (i.e., HEMT) scaling as well as unconventional device architectures suitable for amplification and signal generation
- 2. To understand the both conventional scaled HEMTs (into the deep mm-wave) as well as unconventional approaches to address the mm-wave and THz regimes;
- 3. To know related physics, as well as numerical simulations and experimental realizations..

UNIT	Syllabus Content	No. of hours	*BTL
NO.			
1	Introduction and Overview: High Power High Frequency Transistors: A		L1,L2,
	Material's Perspective: Introduction, Johnson's Figure of Merit, Output Power		L3,L4
	Figure of Merit 2, Achieving Mobile Carriers for Wide Band Gap	8	
	Semiconductors, Low Field Mobility Considerations, Channel Temperature		
	Considerations, Heterojunction Advantages		
2	Isotope Engineering of GaN for Boosting Transistor Speeds: Introduction,	8	L1,L2,
	Current Saturation, The Effect of Non-equilibrium LO Phonons is Twofold,		L3,L4
	Derivation of the Electron-LO Phonon Interaction Hamiltonian, Evaluating the		
	Probability of Scattering into the LO Phonon Mode q, Evaluation of the Phonon		
	Population in Each Mode, Calculating Velocity vs. Field Dependence, Analysis,		
	"Creative Disorder", Summary of the Theoretical Analysis, Experimental		
	Feasibility of Introducing Isotopic Disorder in GaN HEMTs.		
	Linearity Aspects of High Power Amplification in GaN Transistors:		
	"Creative Disorder", Summary of the Theoretical Analysis, Experimental		
	Feasibility of Introducing Isotopic Disorder in GaN HEMTs, Overview of		
	Nonlinearity and Its Impacts, Trade-Offs Against Other Metrics, Origins of		
	Non-linearity in GaN HEMTs, Transconductance, Capacitance, Self-heating,		
	Trapping, Large-Signal Modelling, Special Concerns for GaN, Available		
	Models, Physically Derived Models, Circuit Models, Device-Level Design for		
	Linearity, Linearizing the Transconductance Profile, BRIDGE FET		
	Technology.		
3	<b>III-Nitride Tunneling Hot Electron Transfer Amplifier (THETA)</b> :	8	L1,L2,
•	Overview of the Chapter Analysis of Hot Electron Transport and Monte Carlo		L3,L4
	Simulation, Electron Transport Scattering Mechanisms, Monte Carlo		
	Simulation Small Signal Models for High-Frequency Performance ,Effect of		
	Base Thickness and Doping on $\beta$ , gm, Delay Component, ft, and fmax, Effect		
	of Emitter-Base Current Density on Delay Component, ft, and fmax, Unipolar		
	Transport in III-Nitride Alloys, Polarization-Engineered Vertical Barriers,		
	Leakage in Vertical AlGaN/GaN Heterojunctions, Polarization-Engineered		
	Base-Collector Barriers, Design, Growth, Fabrication, and Characterization of		
	THETA ,Generation I: Common-Emitter Current Gain , Ga Polar THETA with		
	Current Gain >1, N Polar THETA Hot Electron Transport in Vertical		

	AlGaN/GaN Heterostructures, Negative Differential Resistance in III-Nitride THETA, Generation II: Current Gain > 10 in III- Nitride HETs		
	Plasma-Wave Propagation in GaN and Its Applications: Electron	8	1112
4	Plasma-wave Propagation in GaN and its Applications: Electron PlasmaWaves: Physical Origin, Drude Conductivity and Distributed Models for HEMTs, Hydrodynamic Transport Equations and Non-linear Effects, Electron PlasmaWaves in GaN Experimental Demonstration, Direct Electrical Probing, Quasi-Optical Excitation, Prospective Applications, RTD-Gated HEMT. <b>Numerical Simulation of Distributed Electromagnetic and Plasma Wave</b> <b>Effect Devices</b> : Hydrodynamic Modeling of the 2DEG Channel ,Electrodynamic Equations (or Maxwell's Equation), Finite Difference TimeDomain (FDTD) Solution, Time-Space Discretization of HD Equations, Time-Space Discretization of Maxwell'sEquation 4 Verification Using Analytical Models and Experimental Data , Model Validation Via Analytical Method , Model Validation Via Prior Measurements 5 HEMT-Based Terahertz Emitters Using PlasmaWaveInstability , Modeling of Terahertz Emissions from an Short Channel HEMT [24], Dyakonov-Shur Instability, Instability Mechanism ,	8	L1,L2, L3,L4
	Instability inUngated InGaAs HEMT,	_	
5	<b>Resonant Tunneling Transport in Polar III-Nitride</b> : Introduction, Background on Resonant Tunneling Devices, III-Nitride-Based Resonant Tunneling Devices, Polar Double-Barrier Heterostructures, Molecular Beam Epitaxy of III-Nitride RTDs, GaN/AlN Resonant Tunneling Diodes, Polar RTD Model,New Tunneling Features in Polar RTDs, Polar RTD at Resonance, Polarization- Induced Threshold Voltage,	8	L1,L2, L3,L4
	<b>*BTL</b> : Blooms Taxonomy Level, <b>L:T:P</b> = Lecture: Tutorial : Practical		1
Note:			
•	Each Unit will have internal choice for SEE.		
•	The internal assessment will be based on CIE marks, Assignments, Seminar and C	Group Ac	tivities.
COUR	SE OUTCOMES:		
CO1	Describe the role and impact of nitrogen isotopic selection in material growth and transport for increasing device speed and power.	its impac	t on carrier
CO2	Analyse two distinct perspectives on novel approaches for improving the linearity of GaN-based devices (a key metric for emerging high-speed communications applications) in terms of unconventional device concepts in the III-N material system.		
03	Analyse hot-carrier injection-based devices, plasma-wave-based devices, and diodes.	resonant	t tunneling
CO4	Understand the emergence of high-speed devices demands new techniques for devices and also new approaches to numerical simulation of devices.	· characte	erization of
CO5	Describe emerging noncontact fabrication and characterization techniques for ultr	ahigh-spe	eed devices
Course	outcome and program outcome mapping		
CO1	PO1,PO2,PO3,PO8,PO9,PO10		
CO2	PO1, PO2, PO8,PO9,PO10		
CO3	PO1, PO2,PO8,PO9,PO10		
CO4	PO1, PO8,PO9,PO10		
CO5	PO1, PO8,PO9,PO10		

#### TEXT BOOKS:

1. Patrick Fay, Debdeep Jena, Paul Maki, "**High-Frequency GaN Electronic Device**", Springer International Publishing, 2020

#### **REFERENCE BOOKS/WEBLINKS:**

1. Farid Medjdoub, "Gallium Nitride (GaN): Physics, Devices, and Technology", 1st Edition, CRC press, 2015.

Subject Title: Advances in Image Processing					
Subject Code: 22LVS335         No. of Credits: 03 = 2:0:0:2         No. of lecture           (L:T:P:S)         (L:T:P:S)         (L:T:P:S)         (L:T:P:S)		No. of lecture hour	ours per week: 03		
Exam Duration: 3 HoursCIE + (Assignment + Seminar) + SEE = 40+10+50 =100Total No. of lectur		re hours: 40			
Course	e Learning Objectives: '	This course will enable the students to	):		
1.	Acquire fundamental kn	owledge in understanding the represen-	ntation of the digital	image a	nd its
•	properties				
2.	Equip with some pre-propurpose.	ocessing techniques required to enhand	ce the image for fur	ther analy	/\$1\$
3.	Select the region of inter	rest in the image using segmentation to	echniques.		
4.	Represent the image bas	ed on its shape and edge information.			
5.	Describe the objects pre-	sent in the image based on its properti	es and structure.		
UNIT	Syllabus Content			No. of hours	*BTL
190.					
1	The image, its represe concepts, Image digitiz	ation, Digital image properties, Color	resentations a few images.	8	L1,L2, L3,L4
2	Image Pre-processing transformations, local p	g: Pixel brightness transforma pre-processing.	tions, geometric	8	L1,L2, L3,L4
2	Segmentation: Thresh	olding; Edge-based segmentation	– Edge image	8	L1,L2,
3	thresholding, Edge relaxation, Border tracing, Hough transforms; Region –				
	based segmentation – Region merging, Region splitting, Splitting and merging, Watershed segmentation, Region growing post processing.				
4	Shape representation a	and description: Region identification	on; Contour-based	8	L1,L2,
-	shape representation and description – Chain codes, Simple geometric border L3,L4				
	representation, Fourier segment sequences, B-s and description – Simp	transforms of boundaries, Boundary spline representation; Region-based sh le scalar region descriptors, Moments	ape representation, Convex hull.		
5	Mathematical Morphol	ogy: Basic morphological concepts, F	our morphological	8	L1,L2,
U	principles, Binary di	ation and erosion, Skeletons and	object marking,		L3,L4
	Morphological segmen	tations and watersheds			
Notes	* <b>BTL</b> : Blooms Taxonor	ny Level, L:T:P = Lecture: Tutorial	: Practical		
Note:	Each Unit will have into	rnal choice for SEE			
•	The internal assessment	will be based on CIF marks. Assignm	ents Seminar and (	Froun Ac	tivities
COUR	SE OUTCOMES:				
	After studying this cours	se, students will be able to:			
CO1	Understand the represe	ntation of the digital image and its pro	operties		
CO2	Apply pre-processing to	echniques required to enhance the ima	age for its further an	alysis.	
CO3	Use segmentation techn	niques to select the region of interest i	n the image for anal	ysis	
CO4	Represent the image ba	sed on its shape and edge information	1.		
CO5	Describe the objects pro-	esent in the image based on its proper	ties and structure.		

Course	outcome and program outcome mapping
CO1	PO1,PO2,PO3,PO8,PO9,PO10
CO2	PO1, PO2, PO8, PO9, PO10
CO3	PO1, PO2, PO8, PO9, PO10
CO4	PO1, PO8,PO9,PO10
CO5	PO1, PO8,PO9,PO10
TEXT	BOOKS:
1.	Milan Sonka, Vaclav Hlavac, Roger Boyle, "Image Processing, Analysis, and Machine Vision",
	Fourrth Edition, CENGAGE, 2008
2.	Geoff Doughertry, Digital Image Processing for Medical Applications, Cambridge university Press,
	2010 Cengage Learning, 2013, ISBN: 978-81-315-1883-0
REFER	RENCE BOOKS/WEBLINKS:

- 1. S.Jayaraman, S Esakkirajan, T.Veerakumar, Digital Image Processing, Tata McGraw Hill, 2011
- 2. Rafael C. Gonzalez and Richard E. Woods," **Digital Image Processing**", 3rd edition, Pearson Education, 2008.